Highly Manufacturable and High Performance SDR/DDR 4Gb DRAM

K.N. Kim, H.S. Jeong, W.S. Yang, Y.S. Hwang, C.H. Cho, M.M. Jeong, S. Park, S.J. Ahn, Y.S. Chun, S.H. Shin, J.S. Park, S.H. Song, J.Y. Lee, S.M. Jang, C.H. Lee, J.H. Jeong, M.H. Cho, H.I. Yoon, J.S. Jeon

Technology Development, Memory Device Business, Samsung Electronics Co., San #24, Nongseo-Lee, Kiheung-Eup, Yongin-City, Kyungki-Do, Korea

Abstract

A 4Gb SDR/DDR DRAM is fabricated with 0.11 µm CMOS technology. To the best of our knowledge, this is the first working highest density DRAM ever achieved. The cell size and the chip size of 4Gb DRAM are approximately 0.1 µm² and 645 mm², respectively. In order to achieve highly manufacturable and high performance 4Gb DRAM, constraints imposed by extremely small cell size and large chip size should be overcome. We have found that random single-bit and/or twin-bit failures and block failures are the most critical issues to be solved for achieving good functionality of 4Gb DRAM. In order to get rid of the single and twin bit failures, 80nm array transistor, sub-80nm memory cell contact and mechanically robust capacitor are developed. In order to remove block failure and at the same time achieve high performance, triple-level CVD Al BEOL technology is developed. These technologies for achieving good functionality with high performance have good compatibility for previous generation as well as excellent extendibility for next generations.