

# Shallow n<sup>+</sup>/p<sup>+</sup> junction formation using plasma immersion ion implantation for CMOS Technology

Kilho Lee<sup>+</sup>, Jai-Hoon Sim<sup>\*</sup>, Yujun Li<sup>\*</sup>, Woo-Tag Kang<sup>+</sup>, Rajeev Malik<sup>+</sup>, Rajesh Rengarajan<sup>+</sup>,  
Susan Chaloux<sup>\*</sup>, James Bernstein<sup>#</sup>, and Peter Kellerman<sup>#</sup>

<sup>+</sup>Infineon Technologies Corp. at IBM Microelectronics Semiconductor R&D Center, 2070 Route 52, Hopewell Junction, NY 12533, USA  
(Tel) 1-845-892-3331, (Fax) 1-845-892-9068, (e-mail) kilho.lee@infineon.com

<sup>\*</sup>IBM Microelectronics Semiconductor R&D Center, 2070 Route 52, Hopewell Junction, NY 12533, USA

<sup>#</sup>Axcelis Technologies, Ion Implantation 55 Cherry Hill Drive, Beverly, MA 01915, USA

We present CMOS transistors with n<sup>+</sup>/p<sup>+</sup> source/drain extensions doped by AsH<sub>3</sub> and BF<sub>3</sub> plasma immersion ion implantation (PIII) for the first time. We successfully demonstrate n<sup>+</sup>/p<sup>+</sup> shallow junctions with R<sub>s</sub> < 1 kΩ/sq for CMOS devices. No degradation in gate oxide integrity is observed for either AsH<sub>3</sub> or BF<sub>3</sub> PIII. Compared to conventional ion implantation, PIII provides much better short-channel effects and approximately 50% I<sub>OFF</sub> reduction for both nMOS and pMOS devices. In particular, the flat threshold voltage roll-off and good performance in buried-channel pMOS device is the best-reported PIII data to date.