

## High performance 40 nm vertical MOSFET within a conventional CMOS process flow

E.Josse<sup>1,3</sup>, T.Skotnicki<sup>1,3</sup>, M.Jurczak<sup>3,4</sup>, M.Paoli<sup>2</sup>, B.Tormen<sup>1</sup>, D.Dutartre<sup>1</sup>, P.Ribot<sup>2</sup>, A.Villaret<sup>1</sup>, E.Sondergard<sup>1</sup>

<sup>1)</sup> STMicroelectronics, 850 rue Jean Monnet, 38926 Crolles, France

<sup>2)</sup> (<sup>3)</sup> formerly with) France Telecom R&D, 28 chemin du Vieux Chêne, 38243 Meylan, France

<sup>4)</sup> Institute of Microelectronics and Optoelectronics, Warsaw University of Technology, Warsaw, Poland

We present 40 nm vertical MOSFETs fabricated using the most standard CMOS process flow. At the expense of four additional but conventional steps, both planar and vertical devices can be co-integrated within the same flow. Our process is fully described and the vertical transistors are characterized. Very good device performances are reached with relaxed gate oxide thickness. Our vertical MOSFET may constitute an interesting alternative for high performance planar devices in case if aggressive scaling of oxide thickness fails.