

A High Performance 0.12 μm CMOS with Manufacturable 0.18 μm Technology

K. Ichinose, T. Saito, Y. Yanagida, Y. Nonaka, K. Torii, H. Sato, N. Saito*,
S. Wada, K. Mori and S. Mitani

Device Development Center, Hitachi, Ltd., *Hitachi ULSI Systems Co., Ltd.
6-16-3, Shinmachi, Ome-shi, Tokyo 198-8512, Japan

High-performance 0.12 μm CMOS devices with manufacturable 0.18 μm technology are presented. A high drive current is achieved by reducing a body effect. The double-sidewall structure can reduce the gate-fringe capacitance without increasing the junction leakage, and the inverter delay of 11 ps/stage is achieved at a nominal L_{GATE} of 0.12 μm . Small 6T-SRAM cells of 3.1 μm^2 are implemented using a vertical well isolation and a self-aligned contact. The 9-level copper interconnection is optimized.