

A Fully Planalized 8M bit Ferroelectric RAM with 'Chain' Cell Structure

T.Ozaki, J.Iba, Y.Yamada, H.Kanaya, T.Morimoto, O.Hidaka, A.Taniguchi, Y.Kumura, K. Yamakawa,
Y.Oowaki and I.Kunishima,

Microelectronics Engineering Laboratory, Semiconductor Company, Toshiba Corporation,

8 Shinsugita-cho, Isogo-ku, Yokohama, 235-8522 Japan

+81-45-770-3523; E-mail: ozaki@amc.toshiba.co.jp

A 8M-bit ferroelectric RAM (FeRAM) was successfully fabricated. For realizing low resistive ($<10 \text{ } \Omega$) gate electrode after thermal process around the capacitor process, Co-salicide was suitable for our requirement. The 0.9 μm square Pt/SRO/PZT/SRO/Pt stacked structure promise high reliable operation. The low damage dual damascene process with Nb liner assisted aluminum reflow process was employed for avoiding degradation of ferroelectric capacitor during the metallization. To obtain high cell efficiency, 'Chain' cell structure was adopted.