SOI-Optimized 64-bit High-Speed CMOS Adder Design

Jae-Joon Kim¹, Rajiv Joshi², Ching-Te Chuang², Kaushik Roy¹

¹School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN 47906, USA ² IBM T. J. Watson Research Center, Yorktown Heights, NY 10598, USA

We present a high-speed 64-bit hybrid carry-lookahead/ carry-select adder in 0.1µm partially depleted silicon-on-insulator (PD/SOI) technology with a critical path delay of 346ps. Sense–amplifier based differential logic with source follower evaluation tree is used for fast generation of 8-bit group carry. Floating body PD/SOI shows 24% performance improvement over bulk CMOS for the 8-bit group carry generating circuit. We also show that the proposed circuit is robust to noise induced by floating body effect in PD/SOI.