μ I/O Architecture for 0.13- μ m Wide-Voltage-Range System-on-a-Package (SoP) Designs

Yusuke Kanno, Hiroyuki Mizuno, Nobuhiro Oodaira*, Yoshihiko Yasu**, and Kazumasa Yanagisawa**
Central Research Laboratory, Hitachi, Ltd. Kokubunji, Tokyo 185-8601, Japan

* Hitachi ULSI Systems Co., Kokubunji, Tokyo 185-0014, Japan

** Semiconductor & Integrated Circuits Division, Hitachi, Ltd. Kodaira, Tokyo 187-8588, Japan

A so-called μ I/O architecture, to provide low-cost system solutions with a 0.13- μ m dual- $t_{\rm ox}$ CMOS and multi-chip package (MCP) technologies, was developed. It provides a common interface and hierarchical I/O design for MCPs and, thus, enables high design reusability for short turnaround. It includes a signal-level converter for integrating wide-supply-voltage-range (0.75-1.3 or 1.5-3.6 V) circuit blocks, and a signal-wall function for turning off each block independently—without invalid signal transmission—by using an internal power switch.