A New Architecture of Programmable Digital Vision Chip

Takashi Komuro, Shingo Kagami, and Masatoshi Ishikawa

Department of Information Physics and Computing, Graduate School of Information Science and Technology, The University of Tokyo 7-3-1 Hongo, Bunkyo-ku, Tokyo, 113-0033, Japan

In this paper we propose a new architecture of digital vision chip, in which photo detectors and parallel processing elements designed in digital circuits are integrated together. In this architecture, the function to join several PEs is introduced and summation is calculated at high speed. Also, some sample algorithms and a 64x64 pixels prototype chip we developed will be described.