## A Binocular CMOS Range Image Sensor with Bit-Serial Block-Parallel Interface Using Cyclic Pipelined ADC's

Taichiro Kato<sup>1</sup>, Shoji Kawahito<sup>2</sup>, Koji Kobayashi<sup>3</sup>, Hiroshi Sasaki<sup>1</sup>, Tatsuya Eki<sup>3</sup>, Tetsuo Hisanaga<sup>1</sup>

<sup>1,3</sup>Yamatake Corp., <sup>2</sup>Shizuoka University

<sup>1</sup>Fujisawa, Kanagawa, Japan, <sup>2</sup>Hamamatsu, Shizuoka, Japan, <sup>3</sup>Isehara, Kanagawa, Japan

A binocular CMOS image sensor used with a pair of aligned-in-parallel optical systems for range imaging is implemented. Sixteen compact cyclic pipelined analog-to-digital converters are integrated per an image sensor. The dedicated processor starts  $16 \times 16$  FFT when the first bit-serial block-parallel data is obtained. The image sensor produces a  $16 \times 16$  range image from a pair of  $256 \times 256$  images, together with the dedicated pipelined FFT processor, at the maximum pipeline performance.