

## **A 125MHz Burst Mode 0.18 $\mu$ m 128Mbit 2 Bits per Cell Flash Memory**

H. A. Castro, K. Augustine, S. Balasubrahmanyam, T. J. Bressie, S. Chandramouli, G. V. Christensen,  
M. G. Dayley, D. R. Elmhurst, K. Fan, M. Goldman, C. Haid, R. Haque, M. I. Ishac,  
M. M. Khandaker, J. A. Kreifels, B. Li, K. D. Loe, T. H. Ly, F. C. Marvin, R. L. Melcher,  
S. P. Monasa, R. R. Nambiar, Q. H. Ngo, R. Padilla Jr, B. M. Pathak, A. Rahman, R. Rajagopal,  
K. Ramamurthi, S. S. Saini, A. T. Sayed, I. Sharif, B. Srinivasan, M. Szwarc, G. Vadlamudi,  
V. Viajedor, R. W. Zeng

Intel Corporation  
1900 Prairie City Road  
Folsom, California 95630. USA  
[hernan.a.castro@intel.com](mailto:hernan.a.castro@intel.com)  
tel (916) 356-4173  
fax (916) 356-0666

We describe the design of a high performance 2 bits per cell Flash memory device capable of 8ns synchronous access rate capable of operation at up to 125MHz in burst mode and asynchronous page mode access rate of 14ns. The device is fabricated on Intel's 0.18 $\mu$ m ETOX™ VII Process technology.