Void Free and Low Stress Shallow Trench Isolation Technology using P-SOG for sub 0.1 µm Device

Jin-Hwa Heo, Soo-Jin Hong, Dong-Ho Ahn, Hyun-Duk Cho, Kazuyuki Fujihara, U-In Chung, Moon-Han Park, Yong-Chul Oh* and Joo-Tae Moon Process Development Team, TD*,Semiconductor R&D Division, Samsung Electronics Co., Ltd. San #24, Nongseo-Ri, Kiheung-Eup, Yongin-Si, Kyunggi-Do, 449-900, Korea

Highly reliable <u>Void Free Shallow Trench Isolation</u> (VF-STI) technology by employing <u>Polysilazane based inorganic Spin-On-Glass</u> (P-SOG) is developed for sub 0.1 μ m devices. In order to overcome the difficulties from the gap-filling and accumulated mechanical stress in STI, P-SOG pillar is introduced at the trench bottom. As a result, P-SOG pillar having low stress improves data retention time and hot carrier immunity in 256 Mbit DRAM by reducing cumulative STI stress. In addition, VF-STI shows an excellent extendibility in terms of gap filling capability even at the aspect ratio of more than 10 without void formation.