## A 45 nm Gate Length High Performance SOI Transistor for 100nm CMOS Technology Applications

Muhsin Celik, Srinath Krishnan\*, Mark Fuselier, Andy Wei, David Wu, Bill En\*, Nigel Cave, Peter Abramowitz, Byoung Min, Mario Pelella\*, Ping Yeh\*, Gert Burbach, Bill Taylor, Yongjoo Jeon, Wen-Jie Qi, Ruigang Li, Jim Conner, Geoffrey Yeap, Michael Woo, Mike Mendicino, Olov Karlsson\* and Dirk Wristers

AMD and Motorola Technology Development Alliance, DigitalDNA Laboratories, Austin, TX 78721, USA. \*AMD Logic Technology Development, Sunnyvale, CA 94088, USA. Email: <a href="mailto:Muhsin.Celik@motorola.com">Muhsin.Celik@motorola.com</a>

## **Abstract**

Partially depleted SOI transistors with gate lengths down to 45nm reach self-heated drive currents of 940uA/um and 460uA/um at 20nA/um for NMOS and PMOS, respectively. A measured median stage delay of 6 picoseconds was achieved on an inverter-fan-out-1 ring oscillator at 1.3V at a total N+P leakage of 30nA/um. The exceptional AC performance of this technology is among the highest reported in the literature at this low transistor leakage and operating voltage.