Multi-Level Vertical Channel SONOS Nonvolatile Memory on SOI

Yong Kyu Lee, Suk Kang Sung, Jae Seong Sim, Chang Ju Lee, Tae Hun Kim, Sang Hun Lee, Jong Duk Lee and Byung Gook Park Dong Hun Lee*, Young Wuk Kim*

Inter-university Semiconductor Research Center, School of Electrical Engineering, Seoul National University
San 56-1, Shinlim-dong, Kwanak-gu, Seoul 151-742, KOREA
Phone: +82-2-880-7279 Fax: +82-2-882-4658 E-mail: yklee3@snu.ac.kr
*TD PJT, System LSI division, Samsung Electronics Industries Co. Ltd.

*San #24 Nongseo-Ri, Kiheung-Eup, Yongin-City, Kyunggi-Do 449-711, KOREA

Abstract

A new VC-SONOS(Vertical Channel SONOS) memory cell structure is proposed and fabricated using 0.12 \(\mu \) SOI standard logic process for the next generation flash memory cell with ultra high density. This fabricated VC-SONOS memory cell which has 57nm wide vertical channels and 15 Å tunnel gate oxide on vertical active shows not only scaling breakthrough beyond 0.10 \(\mu \) flash memory but also multi-level operation with negative programming voltages.