

**Title:**

**A Robust Embedded Ladder-oxide/Cu Multilevel Interconnect Technology for 0.13  $\mu\text{m}$  CMOS Generation**

**Authors:**

N. Oda, S. Ito, T. Takewaki, H. Kunishima, N. Hironaga, I. Honma, H. Namba, S. Yokogawa<sup>1)</sup>, T. Goto, T. Usami, K. Ohto, A. Kubo, H. Aoki, M. Suzuki, Y. Yamamoto, S. Watanabe, T. Takeda, K. Yamada, M. Kosaka, and T. Horiuchi

ULSI Device Development Division, 3rd system LSI Division<sup>1)</sup>, NEC Corporation  
1120 Shimokuzawa, Sagamihara, Kanagawa 229-1198, Japan

**Abstract:**

A robust embedded Ladder-oxide( $k=2.9$ )/Cu multilevel interconnect is demonstrated for 0.13  $\mu\text{m}$  CMOS generation. An inorganic ladder-oxide IMD is integrated into the Cu metallization with minimum wiring pitch of 0.34  $\mu\text{m}$ , and a single damascene (S/D) Cu-plug structure is applied. An 18 % reduction in wiring capacitance is obtained compared with SiO<sub>2</sub> IMD. The stress-migration lifetime of vias on wide metals for S/D Cu-plug is much longer than dual damascene. The reliability test results such as electromigration (EM), TDDB of Cu interconnect, and pressure cooker test (PCT) are quite acceptable. Moreover, high flexibility in thermal design and packaging is obtained.