## An Adaptive Reference Generation Scheme for 1T1C FeRAMs

Trevis Chandler<sup>1</sup>, Ali Sheikholeslami<sup>1</sup>, Shoichi Masui<sup>2</sup>, and Michiya Oura<sup>2</sup>

<sup>1</sup> Department of Electrical and Computer Engineering, University of Toronto 10 King's College Road, Toronto, Ontario, Canada M5S 3G4 <sup>2</sup> Fujitsu Laboratories Limited 50 Fuchigami, Akiruno, Tokyo 197-0833, Japan Email: {chandle, ali}@eecg.utoronto.ca and {masui@fram.ed, Oura@flab}.fujitsu.co.jp

A reference time, instead of a reference voltage, is generated and used to compare stored "0" and "1" in a race of bitlines towards reaching a threshold voltage in a 1T1C FeRAM. The reference time is adaptive, tracking process variations, aging, and fatigue of ferroelectric capacitors. This scheme is implemented in a 256x128-bit testchip in a 0.35  $\mu$ m ferroelectric process and achieves a 40 ns access time at 3 V.