## A High-Speed 128Kbit MRAM Core for Future Universal Memory Applications

A. Bette<sup>1</sup>, J. DeBrosse<sup>2</sup>, D. Gogl<sup>1</sup>, <u>H. Hoenigschmid</u><sup>1</sup>, R. Robertazzi<sup>3</sup>; C. Arndt<sup>1</sup>, D. Braun<sup>1</sup>, D. Casarotto<sup>1</sup>, R. Havreluk<sup>3</sup>, S. Lammers<sup>1</sup>, W. Obermaier<sup>1</sup>, W. Reohr<sup>3</sup>, H.Viehmann<sup>1</sup>; W. J. Gallagher<sup>3</sup> and G. Müller<sup>1</sup>.

<sup>1</sup> Infineon Technologies, <sup>2</sup> IBM Microelectronics Division, <sup>3</sup> IBM Watson Research Center,

MRAM Development Alliance, IBM/Infineon Technologies, IBM Semiconductor Research and Development Center, 2070 State Route 52, Hopewell Junction, NY 12533, USA

A 128Kb MRAM (Magnetic Random Access Memory) test chip has been fabricated utilizing for the first time a 0.18µm, VDD = 1.8V, logic process technology with Cu backend of line. The presented design uses a  $1.4\mu m^2$  1T1MTJ (1-Transistor/1-Magnetic Tunnel Junction) cell and features a symmetrical high-speed sensing architecture using complementary reference cells and configurable load devices. Extrapolations from test chip measurements and circuit assessments predict a 5ns random array read access time and random write operations with <5ns write pulse width.