## 3-Dimensional Vertical Parallel Plate Capacitors in an SOI CMOS Technology for Integrated RF Circuits

Jonghae Kim<sup>1</sup>, Jean-Olivier Plouchart<sup>2</sup>, Noah Zamdmer<sup>1</sup>, Melanie Sherony<sup>1</sup>, Liang-Hung Lu<sup>1</sup>, Yue Tan<sup>1</sup>, Meeyoung Yoon<sup>1</sup>, Keith A. Jenkins<sup>2</sup>, Mahender Kumar<sup>1</sup>, Asit Ray<sup>1</sup>, Lawrence Wagner<sup>1</sup>

> <sup>1</sup>IBM Semiconductor Research and Development Center, Hopewell Junction, NY 12533 USA <sup>2</sup>IBM T.J. Watson Research Center, Yorktown Heights, NY 10598 USA Phone:+1-845-892-9832, FAX:+1-845-892-6899, e-mail:jonghae@us.ibm.com

## Abstract

This paper presents high-Q and high-density 3-dimensional VPP (vertical parallel plate) capacitors fabricated in a 0.12  $\mu$ m SOI CMOS technology. An effective capacitance density of 1.76 fF/ $\mu$ m<sup>2</sup> is obtained. A quality-factor of 22 at 1 GHz is obtained for a 20 pF VPP capacitor. Also, a VPP capacitor model is proposed for the first time to design the VPP capacitor.