## A 50-mW/ch 2.5-Gb/s/ch Data Recovery Circuit for the SFI-5 Interface Using Novel Eye-tracking Method

Tatsuya Saito, Hiroki Yamashita, Fumio Yuki, Takashige Baba, Akio Koyama<sup>1</sup>, Masahito Sonehara<sup>1</sup> Central Research Laboratory, Hitachi, Ltd., Kokubunji, Tokyo, Japan <sup>1</sup>Device Development Center, Hitachi, Ltd., Ome, Tokyo, Japan 1-280, Higashi-koigakubo, Kokubunji, Tokyo, 185-8601, Japan TEL: +81-42-323-1111, FAX: +81-42-327-7744, E-mail: <u>saitoh@crl.hitachi.co.jp</u>

We developed a 2.5-Gb/s/ch digital data recovery (DR) circuit for the SFI-5 interface. Our unique approach of treating a sequential 16-bit incoming data as one unit achieved a fully digital "eye-tracking" DR circuit. Fabricated by 0.18-µm SiGe-BiCMOS technology, the area of the DR circuit is 0.02-mm<sup>2</sup>/ch and its power consumption is 50 mW/ch at 1.8 V. The measured jitter tolerance at 2.5 Gb/s is 0.7 UI p-p, which satisfies the jitter specifications for the SFI-5.