A Cost-Efficient Dynamic Ternary CAM in 130nm CMOS Technology with Planar Complementary Capacitors and TSR Architecture

Hideyuki Noda, Kazunari Inoue[†], Hans Juergen Mattausch^{††}, Tetsushi Koide^{††}, and Kazutami Arimoto

ULSI Development Center, and System LSI Division[†], Mitsubishi Electric Corporation 4-1 Mizuhara Itami Hyogo 664-8641 Japan ^{††}Research center for Nanodevices and systems, Hiroshima University 1-4-2 Kagamiyama, Higashi-Hiroshima, 739-8527 Japan

E-mail: hnoda@lsi.melco.co.jp

Abstract

A novel dynamic Ternary-CAM (TCAM) architecture with transparently scheduled refresh, address-input-free writing and planar complementary capacitors is proposed. The planar dynamic concept allows small TCAM cell size of 4.79 um2 in a 130 nm CMOS technology that is about half of the static TCAM cell size, and the complementary capacitors improve the stability of conventional-DRAM-based TCAM cells. Transparently scheduled refresh and address-input-free writing make the proposed TCAM especially attractive for classifying applications in network routers.