A 27-mW 3.6-Gb/s I/O Transceiver Koon Lun Jackie Wong, Mozhgan Mansuri, Hamid Hatamkhani, and Chih-Kong Ken Yang University of California, Los Angeles 56-147A Engineering IV Building, Box 951594 Los Angeles, CA 90095-1594, USA

Tel: 310.206.3665 Fax: 310.206.8495 E-mail: jwong@icsl.ucla.edu

Abstract

This paper describes a 3.6-Gbps 27-mW transceiver for chip-to-chip applications. A novel data receiving and timing recovery technique are presented with very low power penalties while maintaining high signal integrity. The input comparator filters noise with built-in bandwidth control and digital offset compensation while consuming 300uW. Static phase offset introduced onto the charge-pump permits phase recovery with no additional power. The entire design occupies 0.2mm^2 in a $0.18 \text{-um} \ 1.8 \text{-V}$ CMOS technology.