Strained FIP-SOI (FinFET/FD/PD-SOI) for Sub-65 nm CMOS Scaling

Fu-Liang Yang, Hou-Yu Chen, Chien-Chao Huang, Chun-Hu Ge, Ke-Wei Su, Cheng-Chuan Huang, Chang-Yun Chang, Da-Wen Lin, Chung-Cheng Wu, Jaw-Kang Ho, Wen-Chin Lee, Yee-Chia Yeo, Carlos H. Diaz, Mong-Song Liang, Jack Y.-C. Sun, and Chenming Hu

Taiwan Semiconductor Manufacturing Company, No. 6, Li-Hsin Rd. 6, Science-Based Industrial Park, Hsin-Chu, TAIWAN, ROC Phone: 886-3-6665152, Email: flyang@tsmc.com.tw

A highly manufacturable SOI technology with strained silicon and FinFET-like devices is demonstrated for sub-65 nm device scaling. This technology, named FIP-SOI (FinFET/FD/PD-SOI), achieves (1) performance gain of 10-35% for N-MOS using strained silicon compared with non-strained SOI, (2) bulk-to-SOI design portability without additional structures such as the body-contacted transistor scheme, and (3) superior scalability by the incorporation of FinFET-like devices. All feature size scaling will further enhance channel strain in the FIP-SOI. Scaling-strengthened strain is demonstrated for the first time.