## Fabrication of HfSiON Gate Dielectrics by Plasma Oxidation and Nitridation, Optimized for 65nm node Low Power CMOS Applications

Seiji Inumiya<sup>1</sup>, Katsuyuki Sekine<sup>1</sup>, Shoko Niwa<sup>1</sup>, Akio Kaneko<sup>1</sup>, Motoyuki Sato<sup>1</sup>, Takeshi Watanabe<sup>2</sup>, Hironobu Fukui<sup>2</sup>, Yoshiki Kamata<sup>3</sup>, Masato Koyama<sup>3</sup>, Akira Nishiyama<sup>3</sup>, Mariko Takayanagi<sup>2</sup>, Kazuhiro Eguchi<sup>1</sup> and Yoshitaka Tsunashima<sup>1</sup>

<sup>1</sup>Process and Manufacturing Engineering Center, <sup>2</sup>SoC Research & Development Center, Semiconductor Company,

<sup>3</sup>Advanced LSI Technology Laboratory, R&D Center, Toshiba Corporation

8 Shinsugita-cho, Isogo-ku, Yokohama, 235-8522 Japan

Phone : +81-45-770-3668 Fax : +81-45-770-3577 E-mail : seiji.inumiya@toshiba.co.jp

## **75 Word Abstract**

Fabrication process of HfSiON gate dielectrics by plasma oxidation of CVD Hf silicate followed by plasma nitridation was developed. Thanks to the high quality ultrathin interfacial layer formed by internal plasma oxidation, electron mobility of 240 cm<sup>2</sup>/Vs @ 0.8 MV/cm (85% of SiO<sub>2</sub>) and hole mobility of 73 cm<sup>2</sup>/Vs @ 0.5 MV/cm (93% of SiON) were successfully achieved. The developed process will be promising for the production of low power CMOS devices in the near future.