Session 10B-4

Fully Integrated 56 nm DRAM Technology for 1Gb DRAM

 

Abstract

A 56 nm feature sized 1 Gb DRAM technology is successfully developed using ArF immersion lithography with a novel integration scheme. The cell size is 0.019 um2, which is the smallest one ever reported. In order to achieve high performance transistor characteristics with scaled down channel length, gate electrode is changed with dual poly tungsten metal gate, as well as elevated source-drain area with Selective Epitaxial Growth (SEG) Si layer. For the data retention of DRAM cell, Asymmetric Channel doping (ASC) is more localized through the data node contact of the cell transistor. High aspect ratio OCS structure and ZAZ dielectric scheme were developed for high cell capacitance.