Session 21-4

A Fractionally Spaced Linear Receive Equalizer with Voltage-to-Time Conversion

 

Abstract

Based on voltage-to-time conversion technique, a pseudo differential two-way-interleaved adaptive linear receive equalizer with two 2x-oversampled feed-forward taps has been designed in a 90 nm CMOS process. It integrates equalization and phase interpolation functions into one unit to simultaneously address inter-symbol-interference (ISI) cancellation and phase synchronization in a link receiver. It operates at 4 Gbps with 8 mW power consumption, and linearity of 4.3 effective bits at 1.2 V supply.