

Sub-1 V Process-Compensated MOS Current Generation Without Voltage Reference

Siva Narendra, Daniel Klowden, and Vivek De
Microprocessor Research Laboratory, Intel Corporation, Hillsboro, OR, USA

Abstract

A sub-1 V process-compensated MOS current generation concept that does not require a reference voltage is presented. A theoretical model for the concept showing reduced sensitivity to variation in process parameters including gate oxide thickness and threshold voltage is derived. MOSFET device measurements and circuit simulation results show reduced process sensitivity and low voltage operation.