

A 0.15 μm Logic based embedded DRAM technology featuring 0.425 μm^2 Stacked Cell using MIM (Metal-Insulator-Metal) Capacitor

M. Takeuchi, K. Inoue, M. Sakao, T. Sakoh, T. Kitamura, S. Arai, T. Iizuka, T. Yamamoto,
H. Shirai, Y. Aoki, M. Hamada*, R. Kubota*, and S. Kishi
ULSI Device Development Division, *3rd System LSI Division, NEC Corporation
1120 Shimokuzawa, Sagamihara, Kanagawa, 229-1198, Japan

We have developed embedded DRAM technology, in which 0.15 μm logic transistor performance is fully compatible with that of pure logic process. The key technology is the newly developed MIM capacitor element having W/TiN/Ta₂O₅/TiN structure. This MIM capacitor element features that as low as 500 is sufficient for the formation process. Excellent leakage current characteristics of 8E-15A/ μm^2 @125 with T_{eq} (equivalent oxide thickness)=17Å has been obtained. This technology has been actually implemented into 4Mbit test chip with the cell size of 0.425 μm^2 . Over 50% yield without redundancy was obtained, confirming that there is no basic issue in process integration.