

W/WN/Poly gate implementation for sub-130 nm vertical cell DRAM

R. Malik⁺, L. Clevenger^{*}, I. McStay⁺, O. Gluschenkov*, W. Robl⁺, P. Shafer*, G. Stojakovic⁺, W. Yan*, M. Naeem*, R. Ramachandran⁺, K. Wong^{*}, V.C. Jaiprakash⁺, W. Kang⁺, Y. Li*, R. Vollertsen⁺, A. Strong¹, W. Bergner⁺, R. Divakaruni* and G. Bronner*

⁺Infineon Technologies Corp., 2070 Route 52, Hopewell Junction, NY 12533, USA **Ph:** 1-845 892 9442

email:rajeev.malik@infineon.com

^{*}IBM Microelectronics Semiconductor R&D Center, 2070 Route 52, Hopewell Junction, NY 12533, USA

¹IBM Microelectronics, Essex Junction, VT 05452, USA

ABSTRACT

In this paper, we present the implementation of W/WN/poly gates in a 135 nm sub-8F2 vertical cell DRAM technology with dual gate oxide planar support transistors. Key features include low sheet resistance wordlines, high performance peripheral logic circuitry and a scalable memory cell array. A process flow detailing the decoupling of the array and support regions of the DRAM to achieve planar support transistors with $\text{Leff} (\text{nfet}) < 140 \text{ nm}$ is discussed.