

# **Crosstalk Delay Analysis of a 0.13- $\mu$ m-node Test Chip and Precise Gate-level Simulation Technology**

Yasuhiko Sasaki, Mitsumasa Satoh\*, Masaru Kuramoto\*, Fujio Kikuchi\*,  
Tsutomu Kawashima\*, Hiroo Masuda\*\*, Kazuo Yano

Hitachi, Ltd.

\*Hitachi ULSI Systems Co., Ltd.

\*\*STARC (Semiconductor Technology Academic Research Center)

1-280, Higashi-koigakubo, Kokubunji, Tokyo, 185-8601, Japan

The impact of crosstalk on delay was examined by measuring a 0.13- $\mu$ m-node test chip. This examination revealed three requirements for precise gate-level simulation technology: consideration of degradation change dependent on relative-signal-arrival-time, static-timing-analysis based operation, and quantitative estimation of the degradation accumulation caused by multiple aggressors. A candidate for this simulation technology is evaluated, and maximum error between the measured and simulated degradations was reduced to less than one sixth of that with a conventional method.