

# **Femto-Second CMOS Technology with High-k Offset Spacer and SiN Gate Dielectric with Oxygen-enriched Interface**

Ryuta Tsuchiya, Kazuhiro Ohnishi, Masatada Horiuchi, Shimpei Tsujikawa, Yasuhiro Shimamoto, Naomi Inada, Jiro Yugami, Fumio Ootsuka<sup>\*</sup>, and Takahiro Onai

Central Research Laboratory, Hitachi, Ltd., 1 - 280 Higashikoigakubo, Kokubunji, Tokyo, 185-8601, Japan

<sup>\*</sup>Device Development Center, Hitachi, Ltd., 6 - 16 - 3 Shinmachi, Ome, Tokyo, 198-8512, Japan

TEL: +81-423-23-1111; FAX: +81-423-27-7768; e-mail: Ryuta-crl.Tsuchiya@c-net3.crl.hitachi.co.jp

We demonstrate 40-nm CMOS transistors for the 70-nm technology node. This transistor uses a high-k offset spacer in achieving both a short-channel and high drivability along with SiN gate dielectrics with oxygen-enriched interface to suppress both the gate-leakage current and boron penetration. N-MOSFET and P-MOSFET have high drive currents of 0.68 and 0.30 mA/ $\mu\text{m}$  with  $I_{\text{off}} = 10$  nA/ $\mu\text{m}$ . The record gate delay of 280 fs (3.6 THz), for an N-MOSFET with the gate length of 19 nm, has also been achieved.