

Abstract

This paper describes a low-power self-terminated transmitter. A novel architecture is proposed to perform impedance matching and channel equalization with low power consumption. The test chip is fabricated using 0.18- μm digital CMOS process with 1.8-V supply. The transmitter operates at 3.6Gbps and consumes 9.66mW. The total transmitter area is 0.072 mm².