

Wednesday, June 14, 1:30 p.m.

Chairpersons: C. Bulucea, National Semiconductor Corp.  
T. Dan, Sanyo Electric Co., Ltd.

### 13.1 – 1:30 p.m.

**A 45nm Low Cost Low Power Platform by Using Integrated Dual-Stress-Liner Technology**, J. Yuan, S.S. Tan<sup>1</sup>, Y.M. Lee<sup>1</sup>, J. Kim<sup>2</sup>, R. Lindsay<sup>3</sup>, V. Sardesai, T. Hook, R. Amos, Z. Luo, W. Lee<sup>1</sup>, S. Fang, T. Dyer, N. Rovedo, R. Stierstorfer<sup>3</sup>, Z. Yang, J. Li, K. Barton, H. Ng, J. Sudijono<sup>1</sup>, J. Ku<sup>2</sup>, M. Heirlemann<sup>3</sup>, T. Schiml<sup>3</sup>, IBM Semiconductor Research and Development Center, Hopewell Junction, NY, <sup>1</sup>Chartered Semiconductor Manufacturing Limited, <sup>2</sup>Samsung Electronics Co. Ltd., <sup>3</sup>Infineon Technologies AG

Device performance has been boosted by integrating dual-stress-liners (DSL) in a 45nm low power platform as a cost effective approach. A stress-proximity-technique (SPT) has been explored to improve device performance without adding process complexity. Record drain currents of 840/490  $\mu\text{A}/\mu\text{m}$  have been achieved for NMOS and PMOS, respectively, at 1.2V and off-leakage current of  $1\text{nA}/\mu\text{m}$ . Junction profiles have been optimized to reduce the gate-induced-drain-leakage (GIDL). An asymmetric IO has been integrated into this low power technology for the first time, offering multiple advantages including low cost, performance gain up to 30% and reliability improvement as well.

### 13.2 – 1:55 p.m.

**High Performance Micro-Crystallized TaN/SrTiO<sub>3</sub>/TaN Capacitors for Analog and RF Applications**, K.C. Chiang, C.C. Huang, A. Chin, W.J. Chen\*, H.L. Kao, M. Hong\*\*, J. Kwo\*\*, National Chiao-Tung University, Hsinchu, Taiwan, \*National Ping-Tung University of Science and Technology, Taiwan, \*\*National Tsing Hau University, Hsinchu, Taiwan

Using micro-crystallized high-k SrTiO<sub>3</sub> on N $\pm$  treated TaN, very high 28  $\text{fF}/\mu\text{m}^2$  capacitance density, low voltage linearity of 92 ppm/V<sup>2</sup> and small leakage of  $3 \times 10^{-8} \text{ A}/\text{cm}^2$  at 2V are beyond ITRS spec of Analog capacitor at year 2018. Further improving to 44  $\text{fF}/\mu\text{m}^2$  and low VCC of 54 ppm/V<sup>2</sup> are obtained for higher speed Analog/RF ICs at 2 GHz.

### 13.3 – 2:20 p.m.

**Improved 1/f Noise Characteristics in Locally Strained Si CMOS using Hydrogen-Controlled Stress Liners and Embedded SiGe**, T. Ueno, H.S. Rhee, H. Lee, M.S. Kim, H.S. Cho\*, H.S. Baik\*, Y.H. Jung, H.W. Lee, H.S. Park, C.K. Lee, G.-J. Bae, N.-I. Lee, Samsung Electronics Co. Ltd., Kyunggi-Do, Korea, \*SAIT, Kyunggi-Do, Korea

1/f noise improvement for a locally strained Si MOS with hydrogen-controlled stress liners and eSiGe has been demonstrated for the first time. The noise is reduced because the applied strains decrease the carrier mass without generating additional interface states. A high hydrogen density of  $1 \times 10^{22} \text{ cm}^{-3}$  in a stress liner increases the noise, while eSiGe drastically reduces the noise by stressing the channel without hydrogen incorporation.

### 13.4 – 2:45 p.m.

**Impact of HfSiON Induced Flicker Noise on Scaling of Future Mixed-Signal CMOS**, Y. Yasuda<sup>1,2</sup>, C.-H. Lin<sup>1</sup>, T.-J. King Liu<sup>1</sup>, C. Hu<sup>1</sup>, <sup>1</sup>University of California, Berkeley, California, <sup>2</sup>NEC Electronics Corporation

It is shown for the first time that HfSiON gate dielectric thickness has a strong impact on the flicker (1/f) noise of devices with  $L_g < 1\mu\text{m}$ . We have developed a simple model for both gate length ( $L_g$ ) and HfSiON thickness dependences of N-FET flicker noise, based on excess traps at the gate-edges. P-FET noise does not exhibit such strong dependences. Scaling of future analog devices with high-k gate stack may be limited by noise considerations.