



SECOND ANNOUNCEMENT AND CALL FOR PAPERS

2012 SYMPOSIUM ON VLSI CIRCUITS

Hilton Hawaiian Village, Honolulu, Hawaii

June 13 - 15, 2012

Sponsored by

the IEEE Solid-State Circuits Society and the Japan Society of Applied Physics
In Cooperation with the Institute of Electronics, Information and Communication Engineers
and the IEEE Electron Devices Society

Chair:

Ajith Amerasekera
Texas Instruments
12500 TI Blvd., MS 8661
Dallas, TX 75243 USA
Tel: +1-214-480-7985
Fax: +1-214-480-4406

Co-Chair:

Makoto Nagata
Kobe University
1-1 Rokkodai, Nada
Kobe 657-8501 Japan
Tel: +81-78-803-6569

Program Chair:

Vivek De
Intel Corp.
2111 NE 25th Avenue, JF2-04
Hillsboro, OR 97124 USA
Tel: +1-503-712-4343

Program Co-Chair:

Hideyuki Kabuo
Panasonic Corp.
3-1-1 Yagumo-Nakamachi,
Moriguchi
Osaka 570-850 Japan
Tel: +81-6-6906

Secretary

Borivoje Nikolic (USA)
Univ. of California, Berkeley
Berkeley, CA

Secretary/Publications:

Makoto Ikeda (Japan)
University of Tokyo

Publicity:

Gunther Lehmann (Germany)
Infineon Technologies

Kazuhiisa Sunaga (Japan)

NEC Corp.

Treasurers:

David Scott (USA)
DBS

Meishoku Masahara (Japan)
AIST

Local Arrangements:

Masao Ito (Japan)
Renesas Electronics Corp.

Short Course Organizer:

Bram Nauta (Netherlands)
Univ. of Twente

Masato Motomura (Japan)
Hokkaido University

The three days of the 2012 Symposium on VLSI Circuits will provide designers of integrated circuits an opportunity to meet and present important new work on all aspects of VLSI circuits. The 2012 Symposium on VLSI Technology (please see the reverse side) will be held at the same location with two days of overlap. **A single registration allows participants to attend both of the Symposia**, and offers unique opportunities to interact and synergize on topics of joint interest.

The scope of the Symposium on VLSI Circuits includes innovations and advances in the following areas:

- **RF and wireless communication** circuits and architecture, including CMOS RF and mm-wave
- **Wireline transceiver and I/O design**, spanning chip-to-chip to long-reach applications
- **Digital circuit techniques** for processor, memory, and complex SOC architectures and implementations
- **Clock generation and distribution** for high frequency digital and mixed-signal applications
- **Analog and mixed signal** circuits such as data converters, PLL, amplifiers, and filters
- **Digitally-assisted analog and analog-assisted digital** circuits, including digital implementations of RF/analog
- **Memory circuits and architectures** for SRAM, DRAM, and non-volatile, including emerging memories
- **Power minimization** techniques, circuits for battery management, energy harvesting, and renewable energy
- **Power management** circuits, including linear and switching voltage regulators and voltage references
- **Sensor and display** circuits for current and emerging applications, including biomedical and healthcare.

NEW JOINT CIRCUITS AND TECHNOLOGY FOCUS SESSIONS

For the first time, joint circuit and technology focus sessions will be offered in the following special topics of joint interest. Paper submissions highlighting **major innovations and advances in circuits, designs, tools and methodologies** in these areas are strongly encouraged:

- **Design in scaled technologies:** novel device and interconnect materials and structures (e.g. FinFET, hybrid III-V, nanotubes, nanowires), scaling of analog and mixed-signal design
- **Design enablement:** design for manufacturing and robustness, process-design co-optimization for ultra-low voltage and power, on-die measurement and monitoring of variability and reliability
- **Memory technology and design:** embedded and stand-alone SRAM, DRAM, Flash, PCRAM, RRAM, MRAM, etc.
- **3D (TSV) and heterogeneous integration:** power and thermal management, inter-chip communication, SiP architectures and applications.

Papers will be considered on the basis of originality, innovation, and advancing the field. Prototype implementation and measured results will be considered favorably in the ratings. **Prospective authors must submit camera-ready papers in the format of two pages to the following web site:**

<http://www.vlsisymposium.org>

Please note that hard copy submissions will NOT be accepted. The papers, if accepted, will be published as submitted. The technical content beyond the abstract of the accepted paper must not be announced, published, or in any way put in the public domain prior to the Symposium. Submissions from industry and universities are encouraged. Partial travel expense support for students who are presenting papers is available upon request. Extended versions of selected papers from the Symposium will be published in a **Special Issue of the IEEE Journal of Solid-State Circuits**.

Paper Submission Deadline is January 23, 2012, 23:59 P.M. PST

BEST STUDENT PAPER AWARD

The selection will be based upon the quality of the written paper and the presentation. The student who receives the Best Student Paper Award will be presented a monetary award and a certificate at the opening session of the 2013 Symposium. The student must be enrolled as a full-time student at the time of submission, be the leading author and the presenter of the paper, and must indicate in the web submission form that this is a student paper to be considered for this award.

VLSI CIRCUITS SHORT COURSES on June 12, 2012

The Symposium offers two one-day short courses on major topics of current interest, instructed by selected international experts. The short courses will be held on the day before the Symposium. Details will be posted on the web by April 2012.

INFORMATION AND REGISTRATION

Prospective attendees can obtain further information and forms for registration and hotel reservations from the Symposium website by visiting www.vlsisymposium.org or from the closest secretariat.

Secretariat for VLSI Symposia (USA)

Widerkehr and Associates
19803 Laurel Valley Place
Montgomery Village, MD USA
Tel: +1-301-527-0900 ext. 2
Fax: +1-301-527-0994
E-mail: vlsi@vlsisymposium.org

Secretariat for VLSI Symposia (Japan)

c/o ICS Convention Design, Inc.
Chiyoda Bldg. 1-5-18 Sarugaku-cho
Chiyoda-ku, Tokyo 101-8449, Japan
Tel: +81-3-3219-3541
Fax: +81-3-3219-3577
E-mail: vlsisymp@ics-inc.co.jp