

Automatic Calibration of Modulated Σ - Δ Frequency Synthesizers

Daniel R. McMahon and Charles G. Sodini

Massachusetts Institute of Technology, EECS
60 Vassar Street, M.I.T. Room 39-527
Cambridge, MA 02139, USA
mcmahill@alum.mit.edu, sodini@mit.edu

This paper describes a sigma-delta (Σ - Δ) synthesizer for Gaussian Frequency and Minimum Shift Keying (GFSK/GMSK) modulation. The key innovation is an in-service automatic calibration circuit which tunes the phase locked loop (PLL) to compensate for process tolerance and temperature variation. The PLL, including 1.8 GHz voltage controlled oscillator (VCO), Σ - Δ modulator, and calibration circuit has been implemented in a 0.6 micron BiCMOS integrated circuit. The test chip achieves 2.5 Mbit/second using GFSK and 5.0 Mbit/second using 4-FSK.