

# **A New Column Redundancy Scheme for Yield Improvement of High Speed DRAMs with Multiple Bit Pre-fetch Structure**

Jae-Goo Lee, Young-Hyun Jun, Kye-Hyun Kyung, Changsik Yoo, Yong-Ho Cho and Soo-In Cho

Memory Technology & Product Division, Samsung Electronics Co., Ltd.

San #24 Nongseo-Ri, Kiheung-Eup, Yongin-City, Kyunggi-Do, 449-711, Korea

A novel dual CSL column redundancy scheme(DCCR) that can improve effectiveness of repair and minimize overhead of die area is proposed. DCCR can repair failure bits of self-half I/O block by the unit of single bit, not by CSL. DCCR can also improve the data access speed by reducing the local I/O loading.