

Radical Nitridation in Multi-oxide Process for 100nm Generation CMOS Technology

Y. Yasuda, N. Kimizuka, K. Watanabe*, T. Tatsumi*, A. Ono, K. Fukasaku, K. Imai, and N. Nakamura

ULSI Device Development Divisions, * Silicon Systems Research Labs, NEC Corporation

1120 Shimokuzawa, Sagamihara, Kanagawa 229-1198, Japan

We propose a new multi-oxide technology utilizing radical nitridation followed by multi-oxide formation. It drastically improves the ratio of the drive current to the gate leakage current (I_g) for high-performance and low-power Tr. In addition, it is easy to apply to the conventional CMOS processes. This technology reduces equivalent oxide thickness (EOT) of low-power Tr. by 0.3nm. It also suppresses I_g for high-performance Tr. by two orders of magnitude without an increase of EOT. Each oxide thickness of the multi-oxide is scalable to support SoC applications.