

Abstract:

A 0.13 μ m CMOS Platform with Cu/ Low-k Interconnects for System On Chip Applications

T. Schiml, S. Biesemans⁺, G. Brase, L. Burrell⁺, A. Cowley, K. C. Chen^{*}, A. v. Ehrenwall, B. v. Ehrenwall, P. Felsner, J. Gill⁺, F. Grellner, F. Guarin⁺, L.K. Han⁺, M. Hoinkis, E. Hsiung^{*}, E. Kaltalioglu, P. Kim⁺, G. Knoblinger, S. Kulkarni⁺, A. Leslie, T. Mono, T. Schafbauer, U. Schroeder, K. Schrufer, T. Spooner⁺, F. Towler⁺, D. Warner, C. Wang^{*}, R. Wong⁺, E. Demm, P. Leung^{*}, M. Stetter, C. Wann⁺, J. K. Chen^{*}, E. Crabbé⁺

Infineon Technologies

IBM⁺

UMC^{*}

IBM SRDC, Hopewell Junction, NY 12533, USA

We describe an advanced 0.13 μ m CMOS technology platform optimized for density, performance, low power and analog/mixed signal applications. Up to 8 levels of Copper interconnect with industries first true low-k dielectric (SiLK, k=2.7) result in superior interconnect performance at aggressive pitches. A 2.28 μ m² SRAM cell is manufactured with high yield by introducing elongated local interconnects on the contact level without increasing process complexity. Trench based embedded DRAM is offered for large area memory. Modular analog devices as well as passive components like resistors, MIM capacitors and intrinsic inductors are integrated.