Threshold-voltage Balance for Minimum Supply Operation

Goichi Ono and Masayuki Miyazaki

Central Research Laboratory, Hitachi, Ltd.
1-280 Higashi-Koigakubo, Kokubunji Tokyo 185-8601, Japan.
Phone: +81-42-323-1111, Fax: +81-42-327-7680, E-mail: g-ono@crl.hitachi.co.jp

The difference between the threshold voltages (Vt) of PMOS and NMOS transistor is a critical issue in the operation of low voltage circuits. The P/N Vt balancing profit is analyzed in terms of sub-threshold leakage current, minimum supply voltage, and static noise margin. Balancing the P/N Vt reduces the lowest required supply voltage by 0.15-0.3 V. The use of our proposed Vt matching scheme enables CMOS LSI minimum supply voltage processing at 0.1 V.