

A 64Mbit Embedded FeRAM Utilizing a 130nm, 5LM Cu/FSG Logic Process

H. McAdams, R. Acklin, T. Blake, J. Fong, D. Liu, S. Madan, T. Moise, S. Natarajan, N. Qian, Y. Qui, J. Roscher, A. Seshadri, S. Summerfelt

Texas Instruments, 13560 N. Central Expy, MS-3737, Dallas, TX 75243

X. Du, J. Eliason, W. Kraus

Ramtron International Corporation, 1850 Ramtron Drive, Colorado Springs, CO 80921

R. Lanham, F. Li, C. Pietrzyk, J. Rickes

Agilent Technologies, 5301 Stevens Creek Blvd., Santa Clara, CA 95051

A low-voltage (1.3V), 64Mbit Ferroelectric Random Access Memory using a 1-transistor, 1-capacitor (1T1C) cell is demonstrated. This is the largest FRAM memory demonstrated to date. The memory is constructed using a state-of-the-art 130nm transistor and a five-level Cu/FSG interconnect process. Only two additional masks are required for integration of the ferroelectric module into a single-gate oxide, low-voltage logic process. Address access time for the memory is less than 30ns while consuming 0.57mW/MHz at 1.37V. An eFRAM density of 1.13 Mb/mm² is achieved with a cell size of 0.54um² and capacitor size of 0.25um².