2019 Symposia on VLSI Technology and Circuits June 10th (Monday)

2019 Symposia on VLSI Techonlogy and Circuits June 14th (Friday)

<b>T</b>	0		posia on VLSI Technology and Circ	· · · · · · · · · · · · · · · · · · ·		Ch!		osia on VLSI Techonlogy and Circuits June 14th (Friday)	
7:30-18:00	Suzaku III	Suzaku II	Suzaku I  Registration (Technology a	Shunju III	Shunju II	Shunju I	Time	Suzaku I, II, III	
7:30-18:00		Short Course 3	Short Course 2	Short Course 1				Enabling Technologies for Autonomous Driving (Friday Forum)	
		Opportunities and Challenges at the Intersection of Security and Al	Advanced 5G Circuits, Systems and Applications	CMOS Technology Enablers for Pushing the Limits of Semiconductors: Materials to Packaging				, <u>,</u> ,	
		8:25 Introduction	8:25 Introduction	8:25 Introduction				9:00 Opening	
		8:30 Introduction to Artificial Intelligence and Security, R. Aitken, Arm Research	8:30 5G Real and Future, T. Nakamura, NTT Docomo, Inc.	8:30 Breaking the Limitations of Fin M. Y. Liu and C. E. Weber, Intel 0				9:10 Inertial and Depth Sensors for Autonomous  Vehicles,  R. Kapusta, Analog Devices, Inc.	
8:25-12:20		9:20 Deep Learning Processors: Turning Challenges into Opportunities, HJ. Yoo, KAIST	9:20 mmWave RFIC Technologies for 5G Infrastructure Applications, SG. Yang, Samsung Electronics Co., Ltd.	9:20 Emerging Interconnect Techno K. Saraswat, Stanford Univ.	ologies for Nanoelectronics,		9:00-12:30	9:55 Safety and Security at the Heart of Autonomous Driving, K. Khouri, NXP Semiconductors	
		10:10 Break	10:10 Break	10:10 Break				10:40 Break	
		10:40 Al Computing Architectures and Hardware, J. L. Burns, IBM Research	10:40 The Hitchhiker's Guide to Save Moore's  Law in 5G Era,  HJ. Lee, Intel Corp.	10:40 Advanced Process Technologies I R. D. Clark, TEL Technology Cer	•			11:00 Electronics Technologies Evolve Automobiles!?.  N. Kawahara, DENSO Corp.	
		11:30 Nonvolatile Circuits for Al Edge Applications, MF. Chang, National Tsing-Hua Univ.	11:30 Multi-Band, Low-IPN LO Generation for 5G and Beyond, J. Choi, UNIST	11:30 DTCO in 2019: The Precious Metal B. Cline and D. Prasad, Arm Ltd.	Stack and the Route to Better Designs,	8:30-17:15 2019 Silicon Nanoelectronics		11:45 Automotive Image Sensor for Autonomous Vehicle and Adaptive Driver Assistance System,	
12:20-13:10		12:20 Lunch	12:20 Lunch	12:20 Lunch		Workshop (Day 2)		H. Matsumoto, Sony Semiconductor Solutions Corp.	
		13:10 RRAM Fabric for Neuromorphic and Reconfigurable Compute-In-Memory Systems, W. D. Lu, Univ. of Michigan	13:10 Acoustic Filter for 5G Smartphones, H. Nakamura, Skyworks	13:10 3D Integration for More-Moore C. H. Tung, TSMC	and More-than-Moore,		12:30-13:30	12:30 Lunch	
	Demo Setup	14:00 Circuit Design Resistant to Side Channel Attacks, N. Homma, Tohoku Univ.	14:00 Substrate Material and Packaging Technology for 5G Millimeter Wave Communication, K. Sudo, Murata Manufacturing Co., Ltd.	14:00 Recent STT-MRAM Technology Y. J. Song, Samsung Electronics			,	13:30 The Advent of the GPU in Al/Supercomputing and its Application to Autonomous Driving, T. Baji, NVIDIA Corp.	
13:10-16:50		14:50 Break	14:50 Break	14:50 Break				,	
		15:10 Energy-Efficient Circuits for Cryptography and Entropy Generation, S. Mathew, Intel Corp.	15:10 Beamforming Circuits, Systems, and Operations for 5G MIMO Systems, H. Wang, Georgia Institute of Tech.	15:10 Emerging Logic Devices for Fu S. Salahuddin, Univ. of California		13:30-15:35	14:15 Envisioning Smart Mobility Society in the Connected Future,  T. Imai, Toyota Motor Corp.		
		16:00 Introduction to Electromagnetic	16:00 Built-In Test and Calibration of Phased Arrays,	16:00 Overview in Three-Dimensionally	Arrayed Flash Memory Technology,			15:05 Panel Discussion	
		Information Security, Y. Hayashi, Nara Institute of Science and	B. Floyd, NC State Univ.	R. Katsumata, Toshiba Memory (	Corp.			15:35 Closing	
							Friday Evenir	ng Event: 16:15-19:35 [Taizo-in]	
16:50-17:15									
		17:30-19: Demo Session &							
17:30-21:30				20:00-21:30 Joint Ev	ening Panel Discussion	1			

The Semiconductor Industry at a Tipping Point: What's Next?

Sunday Workshop: 19:00-22:00, 1 [ShunjullI], 2 [Le Bois], 3 [La Cigogne] 2019 Silicon Nanoelectronics Workshop (Day 1): 8:30-18:30 [Shunju I] 2019 Spintronics Workshop on LSI: 19:00-22:00 [Suzaku III]

Time			Suzaku I	Shunju III Shunju II	Shunju I	
7:00-17:00			Registration (To	echnology and Circuits)	•	
8:00-10:00				T1/C1: Joint Opening and Plenary Session 1  8:00-8:40  Joint Welcome and Opening Remarks  C1-1 8:40-9:20 (Plenary)  The Univ. of Tokyo Virtual Cyborg: Beyond Human Limits  T1-1 9:20-10:00 (Plenary)  DARPA Managing Moore's Inflection: DARPA's Electronics Resurgence Initiative		
10:30-12:35	C2-1 10:30-10:55  Asahi Kasei Microdevices  C2-2 10:55-11:20  The Univ. of Texas at Coherent Receiver with an Area of 380x470 µm² in 65-nm Dallas  C2-3 11:20-11:45  Univ. of A 1-5GHz Direct-Digital RF Modulator with an Embedded Southern California QAM  C2-4 11:45-12:10  Princeton Univ. A 26-42 GHz Broadband, Back-off efficient and VSWR Tolerant CMOS Power Amplifier Architecture for 5G Applications  C2-5 12:10-12:35  Yonsei Univ. A Time Domain Artificial Intelligence Radar for Hand Gesture Recognition Using 33-GHz Direct Sampling		Synthesized PLL in 16nm CMOS  C3-3 11:20-11:45  A 250mV, 0.063J/GHash Bitcoin Mining Engine in 14nm	T2: Highlight  10:30-10:55  msung sectronics  Enhanced Reliability of 7nm Process Technology Featuring EUV  2-2 10:55-11:20  M Technology Challenges and Enablers to Extend Cu Metallization to Beyond 7 nm Node  2-3 11:20-11:45  MC 3D Multi-Chip Integration with System on Integrated Chips (SoIC™)  2-4 11:45-12:10  In-Memory Reinforcement Learning with Moderately-Stochastic Conductance Switching of Ferroelectric Tunnel Junctions  T Monolithic Three-Dimensional Imaging System: Carbon Nanotube Computing Circuitry Integrated Directly Over Silicon Imager		
12:35-14:00			00. Ph		Ti Familiation	
14:00-15:40	C4-3 14:50-15:15  Univ. of A 138fs <sub>rms</sub> -Integrated-Jitter and -249dB-FoM Clock	C5: Energy Efficient Computing  C5-1 14:00-14:25  Semiconductor Energy 1 Clock Full Backup and 4.69-µs Wakeup Featuring 60- nm Crystalline In-Ga-Zn Oxide BEOL-FETs  C5-2 14:25-14:50  A Microwatt-Class Always-On Sensor Fusion Engine Featuring Ultra-Low-Power AOI Clocked Circuits in 14nm CMOS  C5-3 14:50-15:15  KU Leuven 18µW SoC for Near-Microphone Keyword Spotting and Speaker Verification  C5-4 15:15-15:40  Columbia Catena: A 0.5-V Sub-0.4-mW 16-Core Spatial Array Accelerator for Mobile and Embedded Computing	imec A 199µW Reconsigurable Light-to-Digital Converter with 119dB Dynamic Range for Wearable PPG/NIRS Sensors  C6-2 14:25-14:50	T3: Focus Session - Quantum & Neuromorphic Computing  T3-1 14:00-14:25 (Invited)  NEC Superconductive Parametric Devices  T3-2 14:25-14:50 (Invited)  CNRS Towards Scalable Quantum Computing Based on Silicon Spin  T3-3 14:50-15:15  The Pennsylvania Monolithic 3D*-IC Based Reconfigurable Compute-in-Memory SRAM Macro State Univ.  T3-4 15:15-15:40  National Chiao Tung Extremely Compact Integrate-and-Fire STT-MRAM Neuron: A Pathway Toward All-Spin Artificial Deep Neural Network  Univ.	T4: Ferroelectric I  T4-1 14:00-14:25  Univ. of Notre Energy-Efficient Edge Inference on Multi-Channel Streaming Data in 28nm HKMG FeFET Technology  T4-2 14:25-14:50  Univ. of Notre Fundamental Understanding and Control of Device-To-Dame Device Variation in Deeply Scaled Ferroelectric FETs  T4-3 14:50-15:15  The Univ. of Tokyo Experimental Demonstration of Ferroelectric HfO <sub>2</sub> FET with Ultrathin-Body IGZO for High-Density and Low-Power Memory Application  T4-4 15:15-15:40  Ferroelectric and Anti-Ferroelectric Hafnium Zirconium Oxide: Scaling Limit, Switching Speed and Record High Polarization Density	
16:00-18:05	A 40m CMOS 12b 200MS/s Single-Amplifier Dual-Residue Pipelined-SAR ADC  C7-4 17:15-17:40  Univ. of Twente A 0.2 - 8 MS/s flexible SAR ADC Achieving 0.35 - 2.5 fJ/Conv-Step and Using Self-Quenched Dynamic Bias Comparator  C7-5 17:40-18:05  A 29mW 5GS/s Time-Interleaved SAR ADC Achieving 48.5dB SNDR with Fully-Digital Timing-Skew Calibration	C8: Low-Power Wireless  C8-1 16:00-16:25  An Ultra-Low Power, Fully Integrated Wake-Up Receiver and Digital Baseband with All-Digital Impairment Correction and -92.4dBm Sensitivity for 802.11ba  C8-2 16:25-16:50  A 3.8 mW Sub-Sampling Direct RF-to-Digital Converter Auburn Univ. for Polar Receiver Achieving 1.94 Gb/s Data Rate with 1024-APSK Modulation  C8-3 16:50-17:15  Verily Life Sciences  C8-4 17:15-17:40  Univ. of A-106dBm 33nW Bit-Level Duty-Cycled Tuned RF Wake Up Receiver  C8-5 17:40-18:05  Univ. of A Crystal-Free Single-Chip Micro Mote with Integrated California, 802.15.4 Compatible Transceiver, Sub-mW BLE Compatible Beacon Transmitter, and Cortex M0	C9: High-Density I/Os C9-1 16:00-16:25  Kandou Bus A 1.02pJ/b 417Gb/s/mm USR Link in 16nm FinFET  C9-2 16:25-16:50 Seoul National Univ. A 370-fJ/b, 0.0056 mm²/DQ, 4.8-Gb/s DQ Receiver for HBM3 with a Baud-Rate Self-Tracking Loop  C9-3 16:50-17:15  An 8nm All-Digital 7.3Gb/s/pin LPDDR5 PHY with an Approximate Delay Compensation Scheme	T5: Focus Session - 3D Integration and Packaging T5-1 16:00-16:25 (Invited)  Samsung The Future of Advanced Package Solutions  T5-2 16:25-16:50 (Invited)  ASE Heterogeneous Integration Roadmap - Driving Force & Enabling Technology for Systems of the Future  T5-3 16:50-17:15  TSMC High Performance Heterogeneous Integration on Fan-Out RDL Interposer  T5-4 17:15-17:40  MIT 1 Kbit 6T SRAM Arrays in Carbon Nanotube FET CMOS  T5-5 17:40-18:05  imec Buried Metal Line Compatible with 3D Sequential Integration for Top Tier Planar Devices Dynamic V <sub>th</sub> Tuning and RF Shielding Applications.	T6: PCM & ReRAM  T6-1 16:00-16:25  Macronix Comprehensive Scaling Study on 3D Cross-Point PCM International Toward 1Znm Node for SCM Applications  T6-2 16:25-16:50  Ultra-Thin (<10nm) Dual-Oxide (Al <sub>2</sub> O <sub>3</sub> /TiO <sub>2</sub> ) Hybrid Device (Memory/Selector) with Extremely Low I <sub>off</sub> (<1nA) and I <sub>reset</sub> (<1nA) for 3D Storage Class Memory  T6-3 16:50-17:15  Politecnico di Monte Carlo Model of Resistance Evolution in Embedded PCM with Ge-Rich GST  T6-4 17:15-17:40  IBMT. J. Watson Research Center  Confined PCM-Based Analog Synaptic Devices Offering Low Resistance-Drift and 1000 Programmable States for Deep Learning	
18:00-19:30	Dusco on Digital Mixing	Companie Deacon Transmitter, and Contex Mo				
20:00-21:30	ncheon: 12:45-13:55 [Le Bois]		Circuits Evening Panel Discussion  Technology We Will See Coming Out of the Tokyo Olympics and Beyond		Technology Evening Panel Discussion  What Will the Foundries of the Future Do?	

2019 Symposia on VLSI Technology and Circuits June 12th (Wednesday)

Time	2019 Symposia on VLSI Technology and Circuits June 12th (Wednesday)  ne Suzaku III Suzaku II Shunju II Shunju II Shunju I Shunju II								
Time	Suzaku III	Suzaku II			Shunju II	Shunju I			
7:30-17:00	The grown and the control of the con								
8:00-10:00	:00			T7/C10: Remarks, Awards and Plenary Session 2  8:00-8:40  Remarks and Award Ceremony  C10-1 8:40-9:20 (Plenary)  Computational Directions for Augmented Reality Systems  T7-1 9:20-10:00 (Plenary)  RIKEN, Tokyo Univ. of Science					
	C11: SRAM and DRAM	C12: LDOs for High Performance Digital	C13: High-Speed DACs and Analog Techniques		T8: Al I	T9: Ge & SiGe FET			
	C11-1 10:30-10:55  Arm Inc. A 4GHz 16nm SRAM Architecture with Low-Power Features for Heterogeneous Computing Platforms  C11-2 10:55-11:20	C12-1 10:30-10:55  Intel A Variation-Adaptive Integrated Computational Digital LDO in 22nm CMOS with Fast Transient Response  C12-2 10:55-11:20	C13-1 10:30-10:55  National Cheng Kung Univ. A 0.07mm² 210mW Single-1.1V-Supply 14-bit 10GS/s DAC with Concentric Parallelogram Routing and Output Impedance Compensation  C13-2 10:55-11:20	T8-1 10:30-10:55  IBM	are-Equivalent Accuracy Using 2.5M Analog Phase Change Memory Devices	T9-1 10:30-10:55  A Record G <sub>mSAT</sub> /SS <sub>SAT</sub> and PBTI Reliability in Si- imec Passivated Ge nFinFETs by Improved Gate Stack Surface Preparation  T9-2 10:55-11:20			
	A 5Gb/s/pin 16Gb LPDDR4/4X Reconfigurable SDRAM			10.55-11.20		High Performance Strained Germanium Gate All Around			
	with Voltage-High Keeper and a Prediction-based Fast- tracking ZQ Calibration	Qualcomm A 7nm Leakage-Current-Supply Circuit for LDO Dropout Technologies Voltage Reduction	KAIST A 6b 28GS/s 4-channel Time-interleaved Current- Steering DAC with Background Clock Phase Calibration	mec Gait Identification Using Stochastic OXRRAM-Based Time Sequence Machine Learning		imec P-Channel Devices with Excellent Electrostatic Control for Sub-30nm L <sub>G</sub>			
40.20 42.25	C11-3 11:20-11:45	C12-3 11:20-11:45	C13-3 11:20-11:45	T8-3 11:20-11:45		T9-3 11:20-11:45			
10:30-12:35	Etron A 4.8GB/s 256Mb(x16) Reduced-Pin-Count DRAM and Controller Architecture (RPCA) to Reduce Form-Factor & Cost for IOT/Wearable/TCON/Video/AI-Edge Systems	Columbia A 0.5-1V Input Event-Driven Multiple Digital Low-Dropout- Univ. Regulator System for Supporting a Large Digital Load	The Univ. of An Energy-Efficient Comparator with Dynamic Floating Texas at Austin Inverter Pre-Amplifier	Duke Univ. RRAM-Based Spiking Nonvolatile Computing-In-Memory Processing Engine with Precision-Configurable in Situ Nonlinear Activation		IBM SiGe Channel CMOS: Understanding Dielectric Research Breakdown and Bias Temperature Instability Tradeoffs			
	C11-4 11:45-12:10	C12-4 11:45-12:10	C13-4 11:45-12:10	T8-4 11:45-12:10		T9-4 11:45-12:10			
	POSTECH Area-Efficient and Variation-Tolerant In-Memory BNN Computing Using 6T SRAM Array	Ulsan National Institute of Science and Technology A 0.5V-V <sub>IN</sub> , 0.29ps-Transient-FOM, and Sub-2mV-Accuracy Adaptive-Sampling Digital LDO Using Single-VCO-Based Edge-Racing Time Quantizer	Univ. of Michigan  A 31 pW-to-113 nW Hybrid BJT and CMOS Voltage Reference with 3.6% ±3σ-Inaccuracy from 0 °C to 170 °C for Low-Power High-Temperature Systems	National Univ. of First Demonstration of A Fully-Printed ${ m MoS}_2$ RRAM on Fle Singapore	xible Substrate with Ultra-Low Switching Voltage and Its Application as Electronic Synapse	Research Chemical Oxidation			
	C11-5 12:10-12:35	C12-5 12:10-12:35	C13-5 12:10-12:35			T9-5 12:10-12:35			
10.05.11.00	Tsinghua Liniv. A 5.1pJ/Neuron 127.3us/Inference RNN-Based Speech Recognition Processor Using 16 Computing-in-Memory SRAM Macros in 65nm CMOS	Dankook Univ. A 300mA BGR-Recursive Low-Dropout Regulator Achieving 102-to-80dB PSR at Frequencies from 100Hz to 0.1MHz with Current Efficiency of 99.98%	The Univ. of A 0.6-V Tail-Less Inverter Stacking Amplifier with 0.96 Texas at Austin PEF			The Univ. of Tokyo Improvement of SiGe MOS Interface Properties with A Wide Range of Ge Contents by Using TiN/Y <sub>2</sub> O <sub>3</sub> Gate Stacks with TMA Passivation			
12:35-14:00	JFS1: New Computing	C14: PLL Techniques	C15: DC-DC Converters	T10: Adva	inced FinFET & GAA I	T11: Embedded Memory			
	JFS1-1 14:00-14:25 (Invited)	C14-1 14:00-14:25	C15-1 14:00-14:25 (Invited)	T10-1 14:00-14:25		T11-1 14:00-14:25			
	A Cloud-Ready Scalable Annealing Processor for Solving Large-Scale Combinatorial Optimization Problems	Hong Kong Univ. A 0.25-0.4V, Sub-0.11mW/GHz, 0.15-1.6GHz PLL Using of Science and Technology Charge Pumps	Watson A 48 V Input 0.75 V Output DC-DC Converter Power Research Block for HPC Systems and Datacenters Center	Qualcomm 7nm Mobile SoC and 5G Platform Technology and Design	Co-Development for PPA and Manufacturability	Foundry Business, Samsung Electronics  High-Speed and Ultra-Low Power IoT One-Chip (MCU + Connectivity-Chip) on a Robust 28-nm Embedded Flash Process			
	JFS1-2 14:25-14:50	C14-2 14:25-14:50	C15-2 14:25-14:50	T10-2 14:25-14:50		T11-2 14:25-14:50			
14:00-15:40	Univ. of Michigan A 7.3 M Output Non-Zeros/J Sparse Matrix-Matrix Multiplication Accelerator Using Memory Reconfiguration in 40 nm	Univ. of A Reference Oversampling Digital Phase-Locked Loop Michigan with -240 dB FOM and -80 dBc Reference Spur	The Univ. of Texas at Dallas A Two-Phase 2MHz DSD GaN Power Converter with Master-Slave AO <sup>2</sup> T Control for Direct 48V/1V DC-DC Conversion	Samsung Accurate High-Sigma Mismatch Model for Low Power Des	ign in Sub-7nm Technology	GLOBALFOU Turning Logic Transistors into Secure, Multi-Time Programmable, Embedded Non-Volatile Memory Elements for 14 nm FINFET Technologies and Beyond			
	JFS1-3 14:50-15:15	C14-3 14:50-15:15	C15-3 14:50-15:15	T10-3 14:50-15:15		T11-3 14:50-15:15			
	Univ. of Notre Spoken Vowel Classification Using Synchronization of Phase Transition Nano-Oscillators	National       A 2.2-GHz 3.2-mW DTC-free Sampling ΔΣ Fractional-N         Univ. of       PLL with -110 dBc/Hz In-Band Phase Noise and -246dB         Singapore       FoM and -83dBc Reference Spur	The Univ. of Texas at Dallas A 10-MHz 14.3W/mm² DAB Hysteretic Control Power Converter Achieving 2.5W/247ns Full Load Power Flipping and above 80% Efficiency in 99.9% Power Range for 5G IoTs	Samsung Sub-10 nm Advanced FinFET Design for Different Applica	tions in Various Vdd and Temperature Operation Ranges	National Embedded PUF on 14nm HKMG FinFET Platform: A Chiao Tung Novel 2-Bit-Per-Cell OTP-Based Memory Feasible for IoT Univ. Secuirty Solution in 5G Era			
	JFS1-4 15:15-15:40	C14-4 15:15-15:40	C15-4 15:15-15:40	T10-4 15:15-15:40		T11-4 15:15-15:40			
	National Tsing Hua Univ.  A 250mW 5.4G-Novel-Pixel/s Photorealistic Refocusing Processor for Full-HD Five-Camera Applications	A 387.6fs Integrated Jitter and -80dBc Reference Spurs Ring TSMC Based PLL with Track-and-Hold Charge Pump and Automatic Loop Gain Control in 7nm FinFET CMOS	National A Right-Half-Plane Zero-Free Buck-Boost DC-DC Chiao Tung Converter with 97.46% High Efficiency and Low Output Univ. Voltage Ripple	United Fin Bending Mitigation and Local Layout Effect Alleviation ics Corp.	in Advanced FinFET Technology Through Material Engineering and Metrology	Novel Quad Interface MTJ Technology and Its First Tohoku Univ. Demonstration with High Thermal Stability and Switching Efficiency for STT-MRAM Beyond 2Xnm			
	JFS2: IoT & Sensor JFS2-1 16:00-16:25	C16: Speciality I/Os C16-1 16:00-16:25	C17: Non-Volatile Memories C17-1 16:00-16:25	T12-1 16:00-16:25	T12: Al II	T13: Process T13-1 16:00-16:25			
	National Univ. of Ultra-Wide Power Management and Microcontroller for	Xilinx A 50Gb/s Hybrid Integrated Si-Photonic Optical Link in 16nm FinFET	Renesas Electronics  A 65nm Silicon-on-Thin-Box (SOTB) Embedded 2T- MONOS Flash Achieving 0.22 pJ/bit Read Energy with 64 MHz Access for IoT Applications	National	dow Modulation for Non-Volatile Memory and Neuromorphic Applications	IBM Gate-Cut-Last in RMG to Enable Gate Extension Scaling Research and Parasitic Capacitance Reduction			
	JFS2-2 16:25-16:50	C16-2 16:25-16:50	C17-2 16:25-16:50	T12-2 16:25-16:50		T13-2 16:25-16:50			
	Univ. of A 10mm³ Light-Dose Sensing IoT² System with 35-to- Michigan 339nW 10-to-300klx Light-Dose-to-Digital Converter	Univ. of A Laser-forwarded Coherent 10Gb/s BPSK Transceiver California, Using Monolithic Microring Resonators in 45nm SOI Berkeley CMOS	STMicroelectro Embedded PCM Macrocell for Automotive-Grade nics Microcontroller in 28nm FD-SOI Technology	Peking Univ. Bio-Inspired Neurons Based on Novel Leaky-FeFET with I	Jitra-Low Hardware Cost and Advanced Functionality for All-Ferroelectric Neural Network	IBM Direct Partition Measurement of Parasitic Resistance Research Components in Advanced Transistor Architectures			
	JFS2-3 16:50-17:15	C16-3 16:50-17:15	C17-3 16:50-17:15	T12-3 16:50-17:15		T13-3 16:50-17:15			
16:00-18:05	Keio Univ. Low-Power and ppm-Level Detection of Gas Molecules by Integrated Metal Nanosheets	Seoul National Univ. A 4-to-20Gb/s 1.87pJ/b Referenceless Digital CDR with Unlimited Frequency Detection Capability in 65nm CMOS	Univ. of Liquid Silicon: A Nonvolatile Fully Programmable Processing-In- Wisconsin- Memory Processor with Monolithically Integrated ReRAM for Big Madison Data/Machine Learning Applications	National Chiao Tung Univ.  A Novel Architecture to Build Ideal-Linearity Neuromorphic	c Synapses on a Pure Logic FinFET Platform Featuring 2.5ns PGM-Time and 10 <sup>12</sup>	IBM Self-Aligned Gate Contact (SAGC) for CMOS Technology Research Scaling Beyond 7nm			
	JFS2-4 17:15-17:40	C16-4 17:15-17:40	C17-4 17:15-17:40	T12-4 17:15-17:40		T13-4 17:15-17:40			
	Jisan National Record-High Performance Trantenna Based on Institute of Asymmetric Nano-Ring FET for Polarization-Independent Large-Scale/Real-Time THz Imaging	A 0.87 V 12.5 Gb/s Clock-Path Feedback Equalization  KAIST Receiver with Unfixed Tap Weighting Property in 65 nm  CMOS	National The Demonstration of Gate Dielectric-Fuse 4kb OTP Chiao Tung Memory Feasible for Embedded Applications in High-K Univ. Metal-gate CMOS Generations and Beyond	Univ. of Notre Biologically Plausible Energy-Efficient Ferroelectric Quasi-	Leaky Integrate and Fire Neuron	National A Novel Fast-Turn-Around Ladder TLM Methodology with Parasitic Univ. of Metal Resistance Elimination, and 2×10 <sup>-10</sup> Ω-cm² Resolution: Singapore Theoretical Design and Experimental Demonstration			
	JFS2-5 17:40-18:05 (Invited)	C16-5 17:40-18:05	C17-5 17:40-18:05						
	Microsoft Custom Silicon and Sensors Developed for a 2nd Generation Augmented Reality User Interface	Seoul A 0.1pJ/b/dB 1.62-to-10.8Gb/s Video Interface Receiver National with Fully Adaptive Equalization Using Un-Even Data Univ. Level	Renesas A 24MB Embedded Flash System Based on 28nm SG- MONOS Featuring 240MHz Read Operations and Robust Over-The-Air Software Update for Automotive						
19:00-21:00				Technology / Circuits Joint Banquet					

Time		Suzaku III		Suzaku II	I	Suzaku I	000	Shunju III	Shunju II		Shunju I
8:00-17:00		l l			(Technology and Circuits)			1 Onunju i			
	C18: Sen	C18: Sensors for Object Detection and Recognition		C19: Continous-Time ADCs C20: Accelerators for Security and Coding		JFS3: Technology and System for Al			T14: GeSn Device		
	C18-1	8:30-8:55	C19-1	8:30-8:55	C20-1	8:30-8:55		8:30-8:55 (Invited)		T14-1	8:30-8:55 High Performance GeSn Photodiode on a 200 mm Ge-On-
	Yonsei Univ.	3	Delft Univ. of Technology	f A Low Power Continuous-Time Zoom ADC for Audio Applications	Intel	A 4900µm² 839Mbps Side-Channel Attack Resistant AES-128 in 14nm CMOS with Heterogeneous Sboxes, Linear Masked		Considerations of Integrating Computing-In-Memory and I Low-Power Edge Devices	Processing-In-Sensorinto Convolutional Neural Network Accelerators for	National Univ. of Singapore	Insulator Photonics Platform for Advanced Optoelectronic
	C18-2		C19-2	8:55-9:20	C20-2	MixColumns and Dual-Rail Key Addition 8:55-9:20	JFS3-2	8:55-9:20 (Invited)		T14-2	Integration with Ge CMOS Operating at 2 µm Band 8:55-9:20
	ini\/ation		Indian Institute	A 24mW Chopped CTDSM Achieving 103.5dB SNDR	Southeast	A 923Gbps/W, 113-Cycle, 2-Sbox Energy-Efficient AES	IDM Decease	Committational Manney Daned Informer and Training of I	Open Maurel Maturalia	National	Record Low Contact Resistivity (4.4×10 <sup>-10</sup> Ω-cm <sup>2</sup> ) to Ge Using <i>In-Situ</i> B and Sn Incorporation by CVD with Low
8:30-10:10	iniVation	Sensor with Pixel-Parallel Noise and Spatial Redundancy Suppression	of Technology Madras	and 107.5dB DR in a 250kHz Bandwidth	Univ.	Accelerator in 28nm CMOS	ibivi Research	Computational Memory-Based Inference and Training of I	reep neural networks	Taiwan Univ.	Thermal Budget (≤400°C) and without Ga
	C18-3	9:20-9:45 An Automatic Ear Detection Technique in Capacitive	C19-3	9:20-9:45 A 71.4dB SNDR 30MHz BW Continuous-Time Delta-	C20-3	9:20-9:45	JFS3-3	9:20-9:45		T14-3	9:20-9:45 First Vertically Stacked, Compressively Strained, and Triangular
	Samsung Electronics	Sensing Readout IC Using Cascaded Classifiers and	MediaTek .	Sigma Modulator Using a Time-Interleaved Noise-	Intel	A 1.4GHz 20.5Gbps GZIP Decompression Accelerator in 14nm CMOS Featuring Dual-Path Out-of-Order Speculative Huffman	Renesas Electronics	A Ternary Based Bit Scalable, 8.80 TOPS/W CNN Accele Synapses/mm <sup>2</sup>	rator with Many-Core Processing-in-Memory Architecture with 896K	National Taiwan Univ.	$Ge_{0.91}Sn_{0.09}  pGAAFETs  with  High  I_{ON}  of  19.3 \mu A  at  V_{OV} = V_{DS} = -0.5 V,  G_m  of  \\ 50.2 \mu S  at  V_{DS} = -0.5 V  and  Low  SS_{in}  of  84 mV/Dec  by  CVD  Epitaxy  and  \\$
	C18-4	Hovering function 9:45-10:10	C19-4	Shaping Quantizer in 12-nm CMOS 9:45-10:10	C20-4	Decoder and Multi-Write Enabled Register File Array  9:45-10:10	JFS3-4	9:45-10:10		T14-4	Orientation Dependent Etching 9:45-10:10
	Univ. of Electroni Science and	ic A 1.54mW per Element 150µm-Pitch-Matched Receiver ASIC	Delft Univ. of		Univ. of	A 3.25Gb/s, 13.2pJ/b, 0.64mm <sup>2</sup> Configurable Successive-	Politecnico di			National Univ.	First Demonstration of Complementary FinFETs and Tunneling FinFETs
	Technology of China	with Element-Level SAR-Shared-Single-Slope Hybrid ADCs for Miniature 3D Ultrasound Probes	Technology		Michigan	Cancellation List Polar Decoder Using Split-Tree Architecture in 40nm CMOS	Milano	Energy-Efficient Continual Learning in Hybrid Supervised-	Unsupervised Neural Networks with PCM Synapses	-4 0:	Co-Integrated on a 200 mm GeSnOI Substrate: A Pathway Towards Future Hybrid Nano-Electronics Systems
		e of Flight (Tof) 3D and Time-Resolved Sensor 10:30-10:55 (Invited)		2: High-Speed PAM4 Transceivers			IEO4.4	JFS4: The Fut	ure of Memory		15: Advanced FinFET & GAA II
	C21-1	10.50-10.55 (invited)	C22-1	10:30-10:55  112 Gb/s PAM4 ADC Based SERDES Receiver for Long-	1		JFS4-1	10:30-10:55 (Invited)		T15-1	10:30-10:55  12-EUV Layer Surrounding Gate Transistor (SGT) for
10:30-12:35	TriLumina	Automotive LIDAR Technology	Intel	Reach Channels in 10nm Process			Toshiba	Circuit and Systems Based on Advanced MRAM for Near	Future Computing Applications	imec	Vertical 6-T SRAM: 5-nm-Class Technology for Ultra- Density Logic Devices
	C21-2		C22-2	10:55-11:20	1		JFS4-2	10:55-11:20		T15-2	10:55-11:20
	Yonsei Univ.	A 64x64 APD-Based ToF Image Sensor with Background Light Suppression Up to 200 klx Using In-Pixel Auto-	Seoul National	·	,		Toshiba	Ag Ionic Memory Cell Technology for Terabit-Scale High-	Density Application	TSMC	Self-Heating Temperature Behavior Analysis for DC -
		Zeroing and Chopping	Univ.	Asymmetric FFE in 65nm CMOS	ļ		Memory				GHz Design Optimization in Advanced FinFETs
		11:20-11:45 A 640x480 Indirect Time-of-Flight CMOS Image Sensor	C22-3	11:20-11:45	-		JFS4-3	11:20-11:45 (Invited)		T15-3	11:20-11:45
	Samsung Electronics		TSMC	A 56Gb/s Long Reach Fully Adaptive Wireline PAM-4 Transceiver in 7nm FinFET			TSMC	Recent Progress and Next Directions for Embedded MRA	M Technology	imec	Economics of Semiconductor Scaling, A Cost Analysis for Advanced Technology Node
	C21-4	'	C22-4	11:45-12:10	†		JFS4-4	11:45-12:10 (Invited)		T15-4	11:45-12:10
	Univ. of	A 128x120 5-Wire 1.96mm <sup>2</sup> 40nm/90nm 3D Stacked SPAD Time Resolved Image Sensor SoC for	TSMC	A 56Gb/s PAM-4 Receiver with Voltage Pre-Shift CTLE			STMicroelectro	The PCM Way for Embedded Non Volatile Memories App	ications	imec	Device-, Circuit- & Block-Level Evaluation of CFET in a 4
	Edinburgh	Microendoscopy		and 10-Tap DFE of Tap-1 Speculation in 7nm FinFET	1		11100				Track Library
	C21-5 Univ. of	12:10-12:35	C22-5 Hong Kong Univ.	12:10-12:35	-		JFS4-5	12:10-12:35 (Late News)		T15-5	12:10-12:35 2nm Node: Benchmarking FinFET Vs Nano-Slab
	California, Berkeley		of Science and Technology	A 52-Gb/s Sub-1pJ/bit PAM4 Receiver in 40-nm CMOS for Low-Power Interconnects			imec	Manufacturable 300mm Platform Solution for Field-Free S	witching SOT-MRAM	Qualcomm Technologies	Transistor Architectures for Artificial Intelligence and Next Gen Smart Mobile Devices
40:05 44:00	,					Luncheon Talk					
12:35-14:00					Developi	ng Visual Systems for Entertainment and Art					
	C23-1	: Biomedical Circuits and Systems 14:00-14:25	C24-1	C24: Al Accelerators 14:00-14:25	ł		T16-1	14:00-14:25	NAND	T17-1	T17: Ferroelectric II 14:00-14:25
	KAIST	A Multimodal Multichannel Neural Activity Readout IC	NVIDIA	A 0.11 pJ/Op, 0.32-128 TOPS, Scalable, Multi-Chip-	1		Macronix		and The Manney Window for 2D NAND Flesh	The Univ. of	Transient Negative Capacitance as Cause of Reverse Drain-Induced Barrier Lowering and Negative Differential
		Recording and Electrical Recording		Module-Based Deep Neural Network Accelerator with Ground-Reference Signaling in 16nm	]		International	Advantage of Extremely-Thin Body (Tsi~3nm) Device to E	oust the Memory William for 3D NAND Hash	Tokyo	Resistance in Ferroelectric FETs
	C23-2	14:25-14:50 A 100Mb/s Galvanically-Coupled Body-Channel-	C24-2	14:25-14:50	-		T16-2	14:25-14:50		T17-2 Taiwan	14:25-14:50 A Comprehensive Kinetical Modeling of Polymorphic Phase
	KAIST		KAIST	A Full HD 60 fps CNN Super Resolution Processor with Selective Caching based Layer Fusion for Mobile Devices	;		Macronix International	A Novel Confined Nitride-Trapping Layer Device for 3D N.	AND Flash with Robust Retention Performances	Semiconductor	Distribution of Ferroelectric-Dielectrics and Interfacial Energy Effects on Negative Capacitance FETs
14:00-15:40	C23-3	'	C24-3	14:50-15:15	ţ		T16-3	14:50-15:15		T17-3	14:50-15:15
	DOOTEOU	A 143nW Glucose-Monitoring Smart Contact Lens IC with a Dual-Mode Transmitter for Wireless-Powered	I/AIOT	A 1.32 TOPS/W Energy Efficient Deep Neural Network			Seoul National	Madeline of Observation Made services During The Observation	Town Debation Occasion in 2 D.NAND Florb Managing	National Chiad	Negative Capacitance CMOS Field-Effect Transistors
	POSTECH	Backscattering and RF-Radiated Transmission Using a Single Loop Antenna	KAIST	Learning Processor with Direct Feedback Alignment based Heterogeneous Core Architecture			Univ.	Modeling of Charge Loss Mechanisms During The Short	erm Retention Operation in 3-D NAND Flash Memories	Tung Univ.	with Non-Hysteretic Steep Sub-60mV/Dec Swing and Defect-Passivated Multidomain Switching
	C23-4	15:15-15:40	C24-4	15:15-15:40	1		T16-4	15:15-15:40		T17-4	15:15-15:40
	Zhejiang Univ	v. Front-End with 720mV <sub>pp</sub> Input Range and >300mV Offset	Univ. of	SNAP: A 1.67 – 21.55TOPS/W Sparse Neural Acceleration Processor for Unstructured Sparse Deep			Chua I Iniu	Pre-Shipment Data-Retention/Read-Disturb Lifetime Pred	ction & Aftermarket Cell Error Detection & Correction by Neural Network	Purdue Univ.	Microscopic Crystal Phase Inspired Modeling of Zr Concentration Effects in Hf <sub>1-x</sub> Zr <sub>x</sub> O <sub>2</sub> Thin Films
							Chuo Univ.			Fuldue Olliv.	Ochochilation Endote in Fing-XErXO2 Thin Finne
		Removal for Wearable Bio-Signal Recording	Michigan C26: Po	Neural Network Inference in 16nm CMOS			Chuo Univ.	for 3D-TLC NAND Flash Memory	I & Salactor	ruidue Oilly.	T19: III-V & 2D
	C25-1	C25: Biosensors 16:00-16:25		ower Management & Energy Harvester 16:00-16:25			T18-1		l & Selector	T19-1	T19: III-V & 2D 16:00-16:25
	Univ. of	C25: Biosensors 16:00-16:25 A 1.7x4.1x2 mm³ Fully Integrated pH Sensor for	C26: Po	<ul> <li>Dwer Management &amp; Energy Harvester</li> <li>16:00-16:25</li> <li>A 6.78MHz 92.3%-Peak-Efficiency Single-Stage Wireless</li> </ul>				for 3D-TLC NAND Flash Memory  T18: ReRAM			16:00-16:25  GaN HEMTs with Breakdown Voltage of 2200 V Realized
	Univ. of Michigan	C25: Biosensors 16:00-16:25 A 1.7x4.1x2 mm³ Fully Integrated pH Sensor for Implantable Applications using Differential Sensing and Drift-Compensation	C26: PC C26-1 Univ. of Science and Technology China	Dwer Management & Energy Harvester 16:00-16:25 A 6.78MHz 92.3%-Peak-Efficiency Single-Stage Wireless of Charger with CC-CV Charging and On-Chip Bootstrapping Techniques			T18-1	for 3D-TLC NAND Flash Memory  T18: ReRAN  16:00-16:25  Non-Volatile RRAM Embedded into 22FFL FinFET Techn		T19-1 SMART	16:00-16:25  GaN HEMTs with Breakdown Voltage of 2200 V Realized on a 200 mm GaN-on-Insulator(GNOI)-on-Si Wafer
	Univ. of	C25: Biosensors  16:00-16:25  A 1.7x4.1x2 mm³ Fully Integrated pH Sensor for Implantable Applications using Differential Sensing and Drift-Compensation  16:25-16:50	C26: PC C26-1 Univ. of Science and Technology China C26-2	Dwer Management & Energy Harvester 16:00-16:25 A 6.78MHz 92.3%-Peak-Efficiency Single-Stage Wireless of Charger with CC-CV Charging and On-Chip Bootstrapping Techniques 16:25-16:50 A High Current officiency Stacked Digital Law Prepart			T18-1 Intel	for 3D-TLC NAND Flash Memory  T18: ReRAN 16:00-16:25  Non-Volatile RRAM Embedded into 22FFL FinFET Techn 16:25-16:50	ology	T19-1	16:00-16:25  GaN HEMTs with Breakdown Voltage of 2200 V Realized
	Univ. of Michigan	C25: Biosensors  16:00-16:25  A 1.7x4.1x2 mm³ Fully Integrated pH Sensor for Implantable Applications using Differential Sensing and Drift-Compensation  16:25-16:50  An Aptamer-based Electrochemical-Sensing Implant for	C26: PC C26-1 Univ. of Science and Technology China	Diver Management & Energy Harvester 16:00-16:25 A 6.78MHz 92.3%-Peak-Efficiency Single-Stage Wireless of Charger with CC-CV Charging and On-Chip Bootstrapping Techniques 16:25-16:50 A High Current efficiency Stacked Digital Low Dropout Array with True-Random-Noise Injection and Ultralow			T18-1 Intel	for 3D-TLC NAND Flash Memory  T18: ReRAN 16:00-16:25  Non-Volatile RRAM Embedded into 22FFL FinFET Techn 16:25-16:50		T19-1 SMART	16:00-16:25  GaN HEMTs with Breakdown Voltage of 2200 V Realized on a 200 mm GaN-on-Insulator(GNOI)-on-Si Wafer  16:25-16:50  First Demonstration of 40-nm Channel Length Top-Gate WS <sub>2</sub> pFET Using Channel Area-Selective CVD Growth
46:00 40:05	Univ. of Michigan C25-2 Stanford Univ	C25: Biosensors  16:00-16:25  A 1.7x4.1x2 mm³ Fully Integrated pH Sensor for Implantable Applications using Differential Sensing and Drift-Compensation  16:25-16:50  An Aptamer-based Electrochemical-Sensing Implant for Continuous Therapeutic-Drug Monitoring <i>in vivo</i>	C26: PC C26-1 Univ. of Science and Technology China C26-2 National Chia	Diver Management & Energy Harvester 16:00-16:25 A 6.78MHz 92.3%-Peak-Efficiency Single-Stage Wireless of Charger with CC-CV Charging and On-Chip Bootstrapping Techniques 16:25-16:50 A High Current efficiency Stacked Digital Low Dropout Array with True-Random-Noise Injection and Ultralow Output Ripple for Power-Side Channel Attack Protection 16:50-17:15			T18-1 Intel T18-2 National Tsing	for 3D-TLC NAND Flash Memory  T18: ReRAM 16:00-16:25  Non-Volatile RRAM Embedded into 22FFL FinFET Techn 16:25-16:50  A 40nm 2Mb ReRAM Macro with 85% Reduction in FORM	ology	T19-1 SMART T19-2	16:00-16:25  GaN HEMTs with Breakdown Voltage of 2200 V Realized on a 200 mm GaN-on-Insulator(GNOI)-on-Si Wafer  16:25-16:50  First Demonstration of 40-nm Channel Length Top-Gate
16:00-18:05	Univ. of Michigan C25-2 Stanford Univ	C25: Biosensors  16:00-16:25  A 1.7x4.1x2 mm³ Fully Integrated pH Sensor for Implantable Applications using Differential Sensing and Drift-Compensation  16:25-16:50  An Aptamer-based Electrochemical-Sensing Implant for Continuous Therapeutic-Drug Monitoring <i>in vivo</i> 16:50-17:15  A 114GHz Biosensor with Integrated Dielectrophoresis	C26: PC C26-1 Univ. of Science and Technology China C26-2 National Chia Tung Univ. C26-3 Univ. of	Diver Management & Energy Harvester 16:00-16:25  A 6.78MHz 92.3%-Peak-Efficiency Single-Stage Wireless of Charger with CC-CV Charging and On-Chip Bootstrapping Techniques 16:25-16:50  A High Current efficiency Stacked Digital Low Dropout Array with True-Random-Noise Injection and Ultralow Output Ripple for Power-Side Channel Attack Protection 16:50-17:15  A Piezoelectric Energy-Harvesting System with Parallel-SSHI Rectifier and Integrated MPPT Achieving 417% Energy-			T18-1 Intel T18-2 National Tsing Hua Univ.	for 3D-TLC NAND Flash Memory  T18: ReRAM  16:00-16:25  Non-Volatile RRAM Embedded into 22FFL FinFET Techn  16:25-16:50  A 40nm 2Mb ReRAM Macro with 85% Reduction in FORM FORMING and Auto-Write Schemes  16:50-17:15  Application-Induced Cell Reliability Variability-Aware Appr	ology	T19-1 SMART T19-2 TSMC	16:00-16:25  GaN HEMTs with Breakdown Voltage of 2200 V Realized on a 200 mm GaN-on-Insulator(GNOI)-on-Si Wafer  16:25-16:50  First Demonstration of 40-nm Channel Length Top-Gate WS <sub>2</sub> pFET Using Channel Area-Selective CVD Growth Directly on SiO <sub>4</sub> /Si Substrate  16:50-17:15  Reassessing Ingaas for Logic: Mobility Extraction in Sub-
16:00-18:05	Univ. of Michigan  C25-2  Stanford Univ.  C25-3  Univ. of California, Berkeley	C25: Biosensors  16:00-16:25  A 1.7x4.1x2 mm³ Fully Integrated pH Sensor for Implantable Applications using Differential Sensing and Drift-Compensation  16:25-16:50  An Aptamer-based Electrochemical-Sensing Implant for Continuous Therapeutic-Drug Monitoring in vivo  16:50-17:15  A 114GHz Biosensor with Integrated Dielectrophoresis for Single Cell Characterization	C26: PC C26-1 Univ. of Science and Technology China C26-2 National Chia Tung Univ. C26-3 Univ. of Virginia	Diver Management & Energy Harvester 16:00-16:25 A 6.78MHz 92.3%-Peak-Efficiency Single-Stage Wireless of Charger with CC-CV Charging and On-Chip Bootstrapping Techniques 16:25-16:50 A High Current efficiency Stacked Digital Low Dropout Array with True-Random-Noise Injection and Ultralow Output Ripple for Power-Side Channel Attack Protection 16:50-17:15 A Piezoelectric Energy-Harvesting System with Parallel-SSHI Rectifier and Integrated MPPT Achieving 417% Energy- Extraction Improvement and 97% Tracking Efficiency			T18-1 Intel  T18-2 National Tsing Hua Univ.  T18-3 Chuo Univ.	T18: ReRAM  16:00-16:25  Non-Volatile RRAM Embedded into 22FFL FinFET Techn  16:25-16:50  A 40nm 2Mb ReRAM Macro with 85% Reduction in FORM FORMING and Auto-Write Schemes  16:50-17:15  Application-Induced Cell Reliability Variability-Aware Apprendiction of the company of the	ology MING Time and 99% Reduction in Page-Write Time Using Auto-	T19-1 SMART T19-2 TSMC T19-3 MIT	16:00-16:25  GaN HEMTs with Breakdown Voltage of 2200 V Realized on a 200 mm GaN-on-Insulator(GNOI)-on-Si Wafer  16:25-16:50  First Demonstration of 40-nm Channel Length Top-Gate WS <sub>2</sub> pFET Using Channel Area-Selective CVD Growth Directly on SiO <sub>4</sub> /Si Substrate  16:50-17:15  Reassessing Ingaas for Logic: Mobility Extraction in Sub-10nm Fin-Width FinFETs
16:00-18:05	Univ. of Michigan  C25-2  Stanford Univ. C25-3  Univ. of California, Berkeley  C25-4  Univ. of	C25: Biosensors  16:00-16:25  A 1.7x4.1x2 mm³ Fully Integrated pH Sensor for Implantable Applications using Differential Sensing and Drift-Compensation  16:25-16:50  An Aptamer-based Electrochemical-Sensing Implant for Continuous Therapeutic-Drug Monitoring <i>in vivo</i> 16:50-17:15  A 114GHz Biosensor with Integrated Dielectrophoresis for Single Cell Characterization  17:15-17:40	C26: PC C26-1 Univ. of Science and Technology China C26-2 National Chia Tung Univ. C26-3 Univ. of Virginia C26-4	Diver Management & Energy Harvester 16:00-16:25 A 6.78MHz 92.3%-Peak-Efficiency Single-Stage Wireless of Charger with CC-CV Charging and On-Chip Bootstrapping Techniques 16:25-16:50 A High Current efficiency Stacked Digital Low Dropout Array with True-Random-Noise Injection and Ultralow Output Ripple for Power-Side Channel Attack Protection 16:50-17:15 A Piezoelectric Energy-Harvesting System with Parallel-SSHI Rectifier and Integrated MPPT Achieving 417% Energy- Extraction Improvement and 97% Tracking Efficiency 17:15-17:40 A Bidirectional High-Voltage Dual-Input Buck Converter			T18-1 Intel T18-2 National Tsing Hua Univ. T18-3 Chuo Univ. T18-4 Institute of	T18: ReRAM 16:00-16:25  Non-Volatile RRAM Embedded into 22FFL FinFET Techn 16:25-16:50  A 40nm 2Mb ReRAM Macro with 85% Reduction in FORM FORMING and Auto-Write Schemes 16:50-17:15  Application-Induced Cell Reliability Variability-Aware Appr Machine Learning 17:15-17:40	AING Time and 99% Reduction in Page-Write Time Using Auto- eximate Computing in TaO <sub>x</sub> -Based ReRAM Data Center Storage for	T19-1 SMART T19-2 TSMC T19-3 MIT T19-4	16:00-16:25  GaN HEMTs with Breakdown Voltage of 2200 V Realized on a 200 mm GaN-on-Insulator(GNOI)-on-Si Wafer  16:25-16:50 First Demonstration of 40-nm Channel Length Top-Gate WS <sub>2</sub> pFET Using Channel Area-Selective CVD Growth Directly on SiO <sub>4</sub> /Si Substrate  16:50-17:15  Reassessing Ingaas for Logic: Mobility Extraction in Sub-10nm Fin-Width FinFETs
16:00-18:05	Univ. of Michigan C25-2 Stanford Univ C25-3 Univ. of California, Berkeley C25-4	C25: Biosensors  16:00-16:25  A 1.7x4.1x2 mm³ Fully Integrated pH Sensor for Implantable Applications using Differential Sensing and Drift-Compensation  16:25-16:50  An Aptamer-based Electrochemical-Sensing Implant for Continuous Therapeutic-Drug Monitoring <i>in vivo</i> 16:50-17:15  A 114GHz Biosensor with Integrated Dielectrophoresis for Single Cell Characterization  17:15-17:40	C26: PC C26-1 Univ. of Science and Technology China C26-2 National Chia Tung Univ. C26-3 Univ. of Virginia	Diver Management & Energy Harvester 16:00-16:25 A 6.78MHz 92.3%-Peak-Efficiency Single-Stage Wireless of Charger with CC-CV Charging and On-Chip Bootstrapping Techniques 16:25-16:50 A High Current efficiency Stacked Digital Low Dropout Array with True-Random-Noise Injection and Ultralow Output Ripple for Power-Side Channel Attack Protection 16:50-17:15 A Piezoelectric Energy-Harvesting System with Parallel-SSHI Rectifier and Integrated MPPT Achieving 417% Energy- Extraction Improvement and 97% Tracking Efficiency 17:15-17:40			T18-1 Intel T18-2 National Tsing Hua Univ. T18-3 Chuo Univ.	T18: ReRAM  16:00-16:25  Non-Volatile RRAM Embedded into 22FFL FinFET Techn  16:25-16:50  A 40nm 2Mb ReRAM Macro with 85% Reduction in FORM FORMING and Auto-Write Schemes  16:50-17:15  Application-Induced Cell Reliability Variability-Aware Apprendiction of the company of the	AING Time and 99% Reduction in Page-Write Time Using Auto- eximate Computing in TaO <sub>x</sub> -Based ReRAM Data Center Storage for	T19-1 SMART T19-2 TSMC T19-3 MIT	16:00-16:25  GaN HEMTs with Breakdown Voltage of 2200 V Realized on a 200 mm GaN-on-Insulator(GNOI)-on-Si Wafer  16:25-16:50  First Demonstration of 40-nm Channel Length Top-Gate WS <sub>2</sub> pFET Using Channel Area-Selective CVD Growth Directly on SiO <sub>4</sub> /Si Substrate  16:50-17:15  Reassessing Ingaas for Logic: Mobility Extraction in Sub-10nm Fin-Width FinFETs
16:00-18:05	Univ. of Michigan  C25-2  Stanford Univ. C25-3  Univ. of California, Berkeley  C25-4  Univ. of California, Sa	C25: Biosensors  16:00-16:25  A 1.7x4.1x2 mm³ Fully Integrated pH Sensor for Implantable Applications using Differential Sensing and Drift-Compensation  16:25-16:50  An Aptamer-based Electrochemical-Sensing Implant for Continuous Therapeutic-Drug Monitoring in vivo  16:50-17:15  A 114GHz Biosensor with Integrated Dielectrophoresis for Single Cell Characterization  17:15-17:40  A Sub-pA Current Sensing Front-End for Transient	C26: PC C26-1 Univ. of Science and Technology China C26-2 National Chia Tung Univ. C26-3 Univ. of Virginia C26-4	Dwer Management & Energy Harvester  16:00-16:25 A 6.78MHz 92.3%-Peak-Efficiency Single-Stage Wireless of Charger with CC-CV Charging and On-Chip Bootstrapping Techniques 16:25-16:50 A High Current efficiency Stacked Digital Low Dropout Array with True-Random-Noise Injection and Ultralow Output Ripple for Power-Side Channel Attack Protection 16:50-17:15 A Piezoelectric Energy-Harvesting System with Parallel-SSHI Rectifier and Integrated MPPT Achieving 417% Energy- Extraction Improvement and 97% Tracking Efficiency  17:15-17:40 A Bidirectional High-Voltage Dual-Input Buck Converter for Triboelectric Energy-Harvesting Interface Achieving			T18-1 Intel T18-2 National Tsing Hua Univ. T18-3 Chuo Univ. T18-4 Institute of Microelectronics of the Chinese Academy of Sciences	T18: ReRAM 16:00-16:25  Non-Volatile RRAM Embedded into 22FFL FinFET Techn 16:25-16:50  A 40nm 2Mb ReRAM Macro with 85% Reduction in FORM FORMING and Auto-Write Schemes 16:50-17:15  Application-Induced Cell Reliability Variability-Aware Appr Machine Learning 17:15-17:40	AING Time and 99% Reduction in Page-Write Time Using Auto- eximate Computing in TaO <sub>x</sub> -Based ReRAM Data Center Storage for	T19-1 SMART T19-2 TSMC T19-3 MIT T19-4	16:00-16:25  GaN HEMTs with Breakdown Voltage of 2200 V Realized on a 200 mm GaN-on-Insulator(GNOI)-on-Si Wafer  16:25-16:50 First Demonstration of 40-nm Channel Length Top-Gate WS <sub>2</sub> pFET Using Channel Area-Selective CVD Growth Directly on SiO <sub>x</sub> /Si Substrate 16:50-17:15  Reassessing Ingaas for Logic: Mobility Extraction in Sub-10nm Fin-Width FinFETs  17:15-17:40  Monolithic Integration of GaAs//InGaAs Photodetectors
16:00-18:05	Univ. of Michigan  C25-2  Stanford Univ. C25-3  Univ. of California, Berkeley  C25-4  Univ. of California, Sa	C25: Biosensors  16:00-16:25  A 1.7x4.1x2 mm³ Fully Integrated pH Sensor for Implantable Applications using Differential Sensing and Drift-Compensation  16:25-16:50  An Aptamer-based Electrochemical-Sensing Implant for Continuous Therapeutic-Drug Monitoring in vivo  16:50-17:15  A 114GHz Biosensor with Integrated Dielectrophoresis for Single Cell Characterization  17:15-17:40  A Sub-pA Current Sensing Front-End for Transient	C26: PC C26-1 Univ. of Science and Technology China C26-2 National Chia Tung Univ. C26-3 Univ. of Virginia C26-4	Dwer Management & Energy Harvester  16:00-16:25 A 6.78MHz 92.3%-Peak-Efficiency Single-Stage Wireless of Charger with CC-CV Charging and On-Chip Bootstrapping Techniques 16:25-16:50 A High Current efficiency Stacked Digital Low Dropout Array with True-Random-Noise Injection and Ultralow Output Ripple for Power-Side Channel Attack Protection 16:50-17:15 A Piezoelectric Energy-Harvesting System with Parallel-SSHI Rectifier and Integrated MPPT Achieving 417% Energy- Extraction Improvement and 97% Tracking Efficiency  17:15-17:40 A Bidirectional High-Voltage Dual-Input Buck Converter for Triboelectric Energy-Harvesting Interface Achieving			T18-1 Intel  T18-2 National Tsing Hua Univ.  T18-3 Chuo Univ.  T18-4 Institute of Microelectronics of the Chinese Academy of Sciences T18-5	T18: ReRAM  16:00-16:25  Non-Volatile RRAM Embedded into 22FFL FinFET Techn  16:25-16:50  A 40nm 2Mb ReRAM Macro with 85% Reduction in FORM FORMING and Auto-Write Schemes  16:50-17:15  Application-Induced Cell Reliability Variability-Aware Appr Machine Learning  17:15-17:40  Nb <sub>1-x</sub> O <sub>2</sub> Based Universal Selector with Ultra-High Endurar	ology  MING Time and 99% Reduction in Page-Write Time Using Auto- eximate Computing in TaO <sub>x</sub> -Based ReRAM Data Center Storage for  loce (>10 <sup>12</sup> ), High Speed (10ns) and Excellent V <sub>th</sub> Stability	T19-1 SMART T19-2 TSMC T19-3 MIT T19-4	16:00-16:25  GaN HEMTs with Breakdown Voltage of 2200 V Realized on a 200 mm GaN-on-Insulator(GNOI)-on-Si Wafer  16:25-16:50 First Demonstration of 40-nm Channel Length Top-Gate WS <sub>2</sub> pFET Using Channel Area-Selective CVD Growth Directly on SiO <sub>x</sub> /Si Substrate 16:50-17:15  Reassessing Ingaas for Logic: Mobility Extraction in Sub-10nm Fin-Width FinFETs  17:15-17:40  Monolithic Integration of GaAs//InGaAs Photodetectors