

75 Word Abstract

A 512 Kbit low-voltage NV-SRAM with the size of a conventional SRAM

Tohru Miwa, Junichi Yamada, Hiroki Koike,

Takeshi Nakura,* Sota Kobayashi,* Naoki Kasai,* and Hideo Toyoshima*

Silicon Systems Research Laboratories, NEC Corporation

*LSI Device Development Division, NEC Corporation

1120 Shimokuzawa, Sagamihara, Kanagawa 229-1198, Japan

This paper describes two new circuit techniques for nonvolatile SRAMs with back-up ferroelectric capacitors (NV SRAMs). These circuits are able to overcome the size and low-voltage-reliability problems faced by the original NV-SRAM. A new $0.25\ \mu\text{m}$ NV-SRAM cell occupies $9.7\ \mu\text{m}^2$, that is the same area as an SRAM cell. A high-voltage/negative-voltage plate line driver allows a low voltage-operation NV-SRAM array's improving its nonvolatile retention characteristics. A 512-Kbit test macro has also been designed.