

A 0.13 μ m 6GHz 256x32b Leakage-tolerant Register File

Ram Krishnamurthy, Atila Alvandpour, Ganesh Balamurugan*, Naresh Shanbhag*, K. Soumyanath, Shekhar Borkar

Microprocessor Research Labs, Intel Corporation, Hillsboro, OR 97124, USA, ramk@ichips.intel.com

*University of Illinois at Urbana-Champaign, 1308 W.Main St., Urbana, IL 61801, USA, balamuru@mail.icims.csl.uiuc.edu

Abstract

This paper describes a 256x32b 4-read, 4-write ported register file for 6GHz operation in 1.2V, 0.13 μ m technology. The local bitline uses a pseudo-static leakage tolerant scheme to achieve 8% faster read performance and 36% higher DC noise robustness (with 6x active leakage reduction) compared to dual-Vt scheme optimized for high-performance.