

# **DRAM scaling-down to 0.1 $\mu\text{m}$ generation using bitline spacerless storage node SAC and RIR capacitor with TiN contact plug**

Beom-Jun Jin, Young-Pil Kim, Byeong-Yun Nam, Hyoung-Joon Kim,  
Young-Wook Park, and Joo-Tae Moon

*Process Development Team, Semiconductor R&D Center, Samsung Electronics Co., Ltd.*

*San#24, Nongseo-Ri, Kiheung-Eup, Yongin-City, Kyungki-Do, Korea*

A novel bitline spacerless storage node self-aligned-contact (SAC) is developed with the integration of TiN contact plug and Ru/Ta<sub>2</sub>O<sub>5</sub>/Ru (RIR) capacitor for high density stand-alone and embedded DRAMs. For the giga-bit DRAM with design rule of 0.1  $\mu\text{m}$ , spacerless storage node SAC, TiN contact plug and RIR capacitor take an important role in overcoming integration limits with good electrical properties.