

A Monolithic CMOS 10.4-GHz Phase Locked Loop

Dong-Jun Yang and Kenneth O

Dept. of Electrical and Computer Engineering, Silicon Microwave Integrated Circuits and Systems Research Group

538 New Engineering Bldg., University of Florida, Gainesville, FL 32611

Tel: 352-392-8382, FAX: 352-392-8381, e-mail: djyang@tec.ufl.edu

A 10.4-GHz PLL with a 256/257 dual modulus prescaler implemented in a 0.18- μm CMOS process is presented. The prescaler with a 4/5 synchronous counter operates up to 14 GHz. The counter achieves this by using feedback. The phase noise levels of the PLL and VCO at a 3-MHz offset with $I_{\text{vco}}=8.1\text{mA}$ are -122 dBc/Hz. The PLL operates between 9.7 and 10.4 GHz, while consuming 34mA at $V_{\text{DD}}=1.8\text{V}$.