

## **1.2Gbps/pin Simultaneous Bidirectional Transceiver Logic with Bit Deskew Technique**

Yasuhiro Fujimura<sup>1</sup>, Toshiro Takahashi<sup>1</sup>, Syunsuke Toyoshima<sup>2</sup>, Kazuhito Nagashima<sup>1</sup>,  
Junji Baba<sup>3</sup>, Takashi Matsumoto<sup>3</sup>

1. Device Development Center, Hitachi Ltd. Ome ,Tokyo 198-8512, Japan
2. Semiconductor & Integrated Circuits, Hitachi Ltd. Kodaira ,Tokyo, Japan
3. Enterprise Server Division, Hitachi, Ltd. Hadano, Kanagawa , Japan

A simultaneous bidirectional transceiver logic - composed of a transmitter with an output level feedback pre-buffer and a receiver with two sense amplifiers and a hazard-free selector - reduced the data jitter originating from three voltage level transmission. A bit deskew technique that takes into account the influence of switching noise also enabled to obtain the maximum timing margin. Stable throughput of 1.2Gbps/pin was achieved in simultaneous 81-pin operation using a printed circuit board.