

Abstract submitted to 2003 Symposium on VLSI Circuits

**10 GHz, 20mW, fast locking, adaptive gain PLLs with on-chip
Frequency Calibration for agile frequency synthesis in a 0.18 μ m digital
CMOS process**

A. Ravi, G. Banerjee, R. E. Bishop, B. A. Bloechel, L. R. Carley², K. Soumyanath
Communication and Interconnect Technology, Intel Labs, Intel Corporation,
Hillsboro, OR 97124, USA

² ECE Dept., Carnegie Mellon University, Pittsburgh, PA 15217, USA

Abstract

This paper describes two fully integrated 10GHz PLLs with an LC-VCO implemented in a 0.18 μ m native digital CMOS process. In the first version, an adaptive gain circuit along with a wide-swing charge pump improves the lock range and ensures faster settling. The PLL has a 1.6GHz tuning range, a 0.5 μ s settling time (for a frequency step equal to 10% of the tuning range), reference sideband power of -58 dBc and phase noise of -105 dBc/Hz at a 10kHz offset and -120 dBc/Hz at a 20MHz offset (rms jitter of 1.3ps) while dissipating less than 20mW from a 1.6V power supply. Enhancing the process with deep n-wells appears to improve the noise isolation of the circuit by about 5dB. The second variant incorporates a combination of coarse and fine tuning for the VCO along with a new frequency calibration circuit based on a digital quadri-correlator. This PLL has a 1.25GHz tuning range, a 10 μ s settling time, a reference sideband power below the noise floor and a phase noise of -105 dBc/Hz at 10kHz and -130 dBc/Hz at 20MHz from the carrier (rms jitter of 1.2ps).