

## **A 90nm 1GHz 22mW 16x16-bit 2's Complement Multiplier for Wireless Baseband**

Bart R. Zeydel<sup>1</sup>, Vojin G. Oklobdzija<sup>1</sup>, Sanu Mathew<sup>2</sup>, Ram K. Krishnamurthy<sup>2</sup>, Shekhar Borkar<sup>2</sup>

<sup>1</sup>ACSEL, Dept. of ECE  
University of California, Davis, CA 95616, USA  
brzeydel@ece.ucdavis.edu

<sup>2</sup>Circuits Research, Intel Labs  
Intel Corporation, Hillsboro, OR 97124, USA  
ramk@ichips.intel.com

This paper describes a static 16x16-bit 2's complement wireless baseband multiplier testchip in 1.2V, 90nm dual-Vt CMOS technology. One-hot Booth encoding, sum/delay difference optimized 3:2 compressor tree, and signal-profile optimized final adder schemes are employed to achieve 1GHz, 22mW operation at 1.2V, scalable to 500MHz, 3mW at 0.8V.