

**ArF Lithography Technologies for 65nm-node CMOS (CMOS5)  
with 30nm Logic Gate and High Density Embedded Memories**

Kohji Hashimoto, Fumikatsu Uesawa<sup>\*</sup>, Kazuhiro Takahata, Koji Kikuchi<sup>\*</sup>, Hideki Kanai, Hideo Shimizu<sup>\*</sup>, Eishi Shiobara, Koichi Takeuchi<sup>\*</sup>, Ayako Endo, Hideaki Harakawa and Shoji Mimotogi

Process & Manufacturing Engineering Center, Semiconductor Company, Toshiba Corporation,  
<sup>\*</sup>Technology Development Group, Semiconductor Network Company, Sony Corporation,  
8 Shinsugita-cho, Isogo-ku, Yokohama 235-8522, Japan

**Abstract**

This paper presents ArF lithography technologies for 65nm-node CMOS with 30nm logic gate and high density embedded memories. The technologies consist of two major concepts. One is the approach to narrow lithography process window. Since ArF step-and-scan exposure systems with 0.75NA are implemented to all critical layers, the accurate lithography design for low  $k_1$  lithography is needed. The other is gate fabrication process which includes both 30nm logic gates and high density embedded memory cells. For this achievement, special process steps are implemented with two kinds of lithography.