

2015 Symposia on VLSI Technology and Circuits June 14th (Sunday)

Time	Suzaku III	Suzaku II	Suzaku I	Shunju III	Shunju II	Shunju I
8:00-17:00	<p align="center">Registration (Technology and Silicon Nanoelectronics WS) *Symposia Digests will be distributed from Monday, June 15th</p>					
8:30-18:30	X			X		<p align="center">8:30-18:30 2015 Silicon Nanoelectronics Workshop (Poster)</p>
	X			X		<p align="center">8:30-18:30 2015 Silicon Nanoelectronics Workshop (Day 1)</p>

2015 Symposia on VLSI Technology and Circuits June 15th (Monday)

Time	Suzaku III	Suzaku II	Suzaku I	Shunju III	Shunju II	Shunju I
7:30-17:00	<p align="center">Registration (Technology and Circuits) *Press Release Timing: 7:30am JST, Monday, June 15th</p>					
8:30-17:00	11:30-12:45 Short Course Lunch Break			<p align="center">8:30-17:00 Technology Short Course More-than-Moore and More Moore for IoT</p>		<p align="center">8:30-17:30 2015 Silicon Nanoelectronics Workshop (Day 2)</p>
17:00-17:30						
19:00-22:10			<p align="center">19:00-22:10 2015 Spintronics Workshop on LSI</p>			

2015 Symposia on VLSI Technology and Circuits June 16th (Tuesday)

Time	Suzaku III	Suzaku II	Suzaku I	Shunju III	Shunju II	Shunju I			
7:30-17:00	Registration (Technology and Circuits)								
8:20-10:05				T1 "Welcome and Plenary Session"					
				T1-1	8:20-8:45	<i>Welcome and Opening Remarks</i>			
				T1-2	8:45-9:25 (Plenary)				
				AIST	Robotics for Innovation				
10:30-12:10				T2: Highlight					
				T2-1	10:30-10:55				
				Intel	A 14 nm SoC Platform Technology Featuring 2nd Generation Tri-Gate Transistors, 70 nm Gate Pitch, 52 nm Metal Pitch, and 0.0499 um2 SRAM Cells, Optimized for Low Power, High Performance and High Density SoC Products				
				T2-2	10:55-11:20				
				Panasonic	Highly Reliable TaOx ReRAM with Centralized Filament for 28-nm Embedded Application				
12:20-13:30	12:20-13:30 Short Course Lunch Break								
	13:30-15:35	10:30-17:10 Circuits Short Course 2 Analog and Digital Circuit Design for IoT Swarms			T3: (FS) 7nm Node Logic Technology and Beyond				
					T3-1	13:30-13:55 (Invited)			T4: Reliability
					The Univ. of Tokyo	III-V and Ge/strained SOI Tunneling FET Technologies for Low Power LSIs	Liverpool John Moores Univ.	AC NBTI of Ge pMOSFETs: Impact of Energy Alternating Defects on Lifetime Prediction	
T3-2					13:55-14:20			T4-2	13:55-14:20
15:50-17:30	10:30-17:10 Circuits Short Course 1 VLSI Design for Big Data Management					Liverpool John Moores Univ.	A Test-Proven As-Grown-Generation (A-G) Model for Predicting NBTI under Use-Bias		
				Intel	Variation-Tolerant Dense TFET Memory with Low VMIN Matching Low-Voltage TFET Logic			T4-3	14:20-14:45
				T3-3	14:20-14:45 (Invited)			The Univ. of Tokyo	Impact of Random Telegraph Noise on Write Stability in Silicon-on-Thin-BOX (SOTB) SRAM Cells at Low Supply Voltage in Sub-0.4V Regime
				imec	Vertical Device Architecture for 5nm and Beyond: Device & Circuit Implications			T4-4	14:45-15:10
				T3-4	14:45-15:10			Toshiba	Further Investigations on Traps Stabilities in Random Telegraph Signal Noise and the Application to a Novel Concept Physical Unclonable Function (PUF) with Robust Reliabilities
17:30-18:30	IEEE Solid-States Circuits Society Young Professionals and Grad Students Mentoring and Career coaching event					Massachusetts Institute of Technology	15-nm Channel Length MoS2 FETs with Single- and Double-Gate Structures		
				T3-5	15:10-15:35			T4-5	15:10-15:35
				imec	A Comparison of Arsenic and Phosphorus Extension by Room Temperature and Hot Ion Implantation for NMOS Si Bulk-FinFET at N7 (7nm) Technology Relevant Fin Dimensions			Univ. of Minnesota	High Frequency AC Electromigration Lifetime Measurements from a 32nm Test Chip
				T5: (FS) 3D Systems and Packaging			T6: Advanced CMOS Technology: Ge FinFET / Compact Model		
19:30-20:00						T5-1	15:50-16:15 (Invited)		
				TSMC	A New Integration Technology Platform: Integrated Fan-Out Wafer-Level-Packaging for Mobile Applications			T6-1	15:30-16:15
				T5-2	16:15-16:40 (Invited)			imec	Strained Germanium Quantum Well p-FinFETs Fabricated on 45nm Fin Pitch Using Replacement Channel, Replacement Metal Gate and Germanide-Free Local Interconnect
				CEA-LETI	3DVLSI with CoolCube Process: An Alternative Path to Scaling			T6-2	16:15-16:40
20:00-22:00						Purdue Univ.	First Experimental Demonstration of Ge 3D FinFET CMOS Circuits		
				T5-3	16:40-17:05			T6-3	16:40-17:05
				CEA-LETI	High Performance Low Temperature Activated Devices and Optimization Guidelines for 3D VLSI Integration of FD, TriGate, FinFET on Insulator			imec	Characterization of Self-Heating in High-Mobility Ge FinFET pMOS Devices
				T5-4	17:05-17:30			T6-4	17:05-17:30
20:00-22:00						Univ. of California	New Industry Standard FinFET Compact Model for Future Technology Nodes		
				20:00-22:00 Technology Evening Panel Discussion			20:00-22:00 Joint Evening Panel Discussion		
19:30-20:00				19:30-20:00 Symposium on VLSI Technology 35th Anniversary Celebration					
20:00-22:00	Post Scaling: What Will be Next?			Semiconductor Industry in 2020: Evolution or Revolution?					

Technology Short Course: June 15th (Monday) 8:30-17:00 / Shunju II, III
 2015 Silicon Nanoelectronics Workshop: June 14th (Sunday) 8:30-18:30, 15th (Monday) 08:30-17:30 / Shunju I (for oral sessions), Shunju II (for posters)
 2015 Spintronics Workshop on LSI: June 15th (Monday) 19:00-22:10 / Suzaku I

2015 Symposia on VLSI Technology and Circuits June 17th (Wednesday)

Time	Suzaku III	Suzaku II	Suzaku I	Shunju III	Shunju II	Shunju I
7:30-17:00	Registration (Technology and Circuits)					
8:30-10:05				C1 "Welcome and Plenary Session"		
				C1-1	8:30-8:45	
				Welcome and Opening Remarks		
				C1-2	8:45-9:25 (Plenary)	
10:30-12:35	C3: SARADCs & SC Filter		C2: Image Processing		JFS1: Ultra Low Power for IoT	
	C3-1	10:30-10:55	C2-1	10:30-10:55	JFS1-1	10:30-10:55 (Invited)
	Univ. of California	A Sharp Programmable Passive Filter Based on Filtering by Aliasing	KAIST	A 0.5-Degree Error 10mW CMOS Image Sensor-Based Gaze Estimation Processor with Logarithmic Processing	Renesas Electronics	Automotive Low Power Technology for IoT Society
	C3-2	10:55-11:20	C2-2	10:55-11:20	JFS1-2	10:55-11:20 (Invited)
Univ. of Michigan	A 120nW 8b Sub-Ranging SAR ADC with Signal-Dependent Charge Recycling for Biomedical Applications	Univ. of Michigan	A 23mW Face Recognition Accelerator in 40nm CMOS with Mostly-Read 5T Memory	imec	IoT: the Impact of Things	
C3-3	11:20-11:45	C2-3	11:20-11:45	JFS1-3	11:20-11:45	
Intel	A 12b 70MS/s SAR ADC with Digital Startup Calibration in 14nm CMOS	Univ. of Michigan	A 640M pixel/s 3.65mW Sparse Event-Driven Neuromorphic Object Recognition Processor with On-Chip Learning	Qualcomm Technologies	Transistor-Interconnect Mobile System-On-Chip Co-Design Method for Holistic Battery Energy Minimization	
C3-4	11:45-12:10	C2-4	11:45-12:10	JFS1-4	11:45-12:10	
Tokyo Institute of Technology	A 9.35-ENOB, 14.8 fJ/Conv.-Step Fully-Passive Noise-Shaping SAR ADC	KAIST	A 33 nJ/Vector Descriptor Generation Processor for Low-Power Object Recognition	LEAP	Sub- μ W Standby Power, <18 μ W/DMIPS@25MHz MCU with Embedded Atom-Switch Programmable Logic and ROM	
C3-5	12:10-12:35	C2-5	12:10-12:35	JFS1-5	12:10-12:35 (Invited)	
Univ. of California	A 12-Bit 200-MS/s 3.4-mW CMOS ADC with 0.85-V Supply	NTT Media Intelligence Laboratories	Single-Chip 4K 60fps 4:2:2 HEVC Video Encoder LSI with 8K Scalability	STMicroelectronics	Breakthrough Technologies and Reference Designs for New IoT Applications	
13:55-16:00	C5: Low Power Wireless Transceivers		C4: Image Sensors		JFS2: Emerging NVM	
	C5-1	13:55-14:20	C4-1	13:55-14:20	JFS2-1	13:55-14:20 (Invited)
	imec	A 3.5mW 315/400MHz IEEE802.15.6/Proprietary Mode Digitally-Tunable Radio SoC with Integrated Digital Baseband and MAC Processor in 40nm CMOS	Hokkaido Univ.	Image Sensor/Digital Logic 3D Stacked Module Featuring Inductive Coupling Channels for High Speed/Low-Noise Image Transfer	Toshiba	The Progresses of MRAM as a Memory to Save Energy Consumption and Its Potential for Further Reduction
	C5-2	14:20-14:45	C4-2	14:20-14:45	JFS2-2	14:20-14:45 (Invited)
	Univ. of California	A 1Gb/s Energy Efficient Triple-Channel UWB-Based Cognitive Radio	TSMC	A 0.66e-rms Temporal-Readout-Noise 3D-Stacked CMOS Image Sensor with Conditional Correlated Multiple Sampling (CCMS) Technique	Micron Technology	Challenges for High-Density 16Gb ReRAM with 27nm Technology
	C5-3	14:45-15:10	C4-3	14:45-15:10	JFS2-3	14:45-15:10
ARM	A 0.6V All-Digital Body-Coupled Wakeup Transceiver for IoT Applications	National Tsing Hua Univ.	A 0.4V Self-Powered CMOS Imager with 140dB Dynamic Range and Energy Harvesting	Renesas Electronics	Low-Power Embedded ReRAM Technology for IoT Applications	
C5-4	15:10-15:35	C4-4	15:10-15:35	JFS2-4	15:10-15:35	
STMicroelectronics	A Self-Powered IPv6 Bidirectional Wireless Sensor & Actuator Network for Indoor Conditions	Tohoku Univ.	A Linear Response Single Exposure CMOS Image Sensor with 0.5e- Readout Noise and 76ke- Full Well Capacity	National Tsing Hua Univ.	RRAM-Based 7T1R Nonvolatile SRAM with 2x Reduction in Store Energy and 94x Reduction in Restore Energy for Frequent-Off Instant-On Applications	
C5-5	15:35-16:00	C4-5	15:35-16:00	JFS2-5	15:35-16:00	
National Tsing Hua Univ.	A 794Mbps 135mW Iterative Detection and Decoding Receiver for 4x4 LDPC-Coded MIMO Systems in 40nm	Olympus	A 3D Stacked CMOS Image Sensor with 16Mpixel Global-Shutter Mode and 2Mpixel 10000fps Mode Using 4 Million Interconnections	Chuo Univ.	Reliability Enhancement of 1Xnm TLC for Cold Flash and Millennium Memories	
16:10-17:55	C7: Optical Links		C6: Bio Monitoring Circuits		T9: Memory Technology: ReRAM	
	C7-1	16:15-16:40	C6-1	16:15-16:40	T9-1	16:15-16:40
	Univ. of Toronto	A 19.6-Gbps CMOS Optical Receiver with Local Feedback IIR DFE	Univ. of California	A 16-Channel Wireless Neural Interfacing SoC with RF-Powered Energy-Replenishing Adiabatic Stimulation	Crossbar	Self-Limited RRAM with ON/OFF Resistance Ratio Amplification
	C7-2	16:40-17:05	C6-2	16:40-17:05	T9-2	16:40-17:05
	National Taiwan Univ.	56Gb/s PAM4 and NRZ SerDes Transceivers in 40nm CMOS	Univ. of Michigan	Enabling Closed-Loop Neural Interface: A Bi-Directional Interface Circuit with Stimulation Artifact Cancellation and Cross-Channel CM Noise Suppression	A*STAR	Novel Selector for High Density Non-Volatile Memory with Ultra-Low Holding Voltage and 10 ⁷ On/Off Ratio
C7-3	17:05-17:30	C6-3	17:05-17:30	T9-3	17:05-17:30	
National Chiao Tung Univ.	A 25-Gb/s, -10.8-dBm Input Sensitivity, PD-Bandwidth Tolerant CMOS Optical Receiver	Case Western Reserve Univ.	Neurochemical Thermostat: A Neural Interface SoC with Integrated Chemometrics for Closed-Loop Regulation of Brain Dopamine	imec	a-VMCO: A Novel Forming-Free, Self-Rectifying, Analog Memory Cell with Low-Current Operation, Nonfilamentary Switching and Excellent Variability	
C7-4	17:30-17:55	C6-4	17:30-17:55	T9-4	17:30-17:55	
Univ. of California	A 45nm SOI Monolithic Photonics Chip-to-Chip Link with Bit-Statistics-Based Resonant Microring Thermal Tuning	Univ. of Michigan	Toward 1024-Channel Parallel Neural Recording: Modular Δ - Δ Analog Front-End Architecture with 4.84fJ/C-s ² mm ² Energy-Area Product	imec	A Novel CBRAM Integration Using Subtractive Dry-Etching Process of Cu Enabling High-Performance Memory Scaling Down to 10nm Node	
19:00-21:00	19:00-21:00 Joint Banquet					

2015 Symposia on VLSI Technology and Circuits June 18th (Thursday)

Time	Suzaku III	Suzaku II	Suzaku I	Shunju III	Shunju II	Shunju I
8:00-17:00	Registration (Technology and Circuits)					
8:30-10:10	C9: Phase and Delay Locked Loops	C8: (FS) Systems for Big Data Management		T11: Advanced CMOS Technology: Si FinFET Device & Process		T12: Memory Technology: MTJ and Related Devices
	C9-1 8:30-8:55 Seoul National Univ. An All-Digital Bang-Bang PLL Using Two-Point Modulation and Background Gain Calibration for Spread Spectrum Clock Generation	C8-1 8:30-8:55 (Invited) NEC FPGA-Accelerated Complex Event Processing		T11-1 8:30-8:55 imec RMG nMOS 1st Process Enabling 10x Lower Gate Resistivity in N7 Bulk FinFETs		T12-1 8:30-8:55 Tohoku Univ. Novel Oxygen Showering Process (OSP) for Extreme Damage Suppression of Sub-20nm High Density p-MTJ Array without IBE Treatment
	C9-2 8:55-9:20 National Taiwan Univ. A Digital Bang-Bang Phase-Locked Loop with Automatic Loop Gain Control and Loop Latency Reduction	C8-2 8:55-9:20 Keio Univ. Inductively-Powered Wireless Solid-State Drive (SSD) System with Merged Error Correction of High-Speed Non-Contact Data Links and NAND Flash Memory		T11-2 8:55-9:20 Intel High Sigma Measurement of Random Threshold Voltage Variation in 14nm Logic FinFET Technology		T12-2 8:55-9:20 Tohoku Univ. 10 nm ϕ Perpendicular-Anisotropy CoFeB-MgO Magnetic Tunnel Junction with Over 400°C High Thermal Tolerance by Boron Diffusion Control
	C9-3 9:20-9:45 Univ. of Minnesota A 0.4-1.6GHz Spur-Free Bang-Bang Digital PLL in 65nm with a D-Flip-Flop Based Frequency Subtractor Circuit	C8-3 9:20-9:45 Chuo Univ. Privacy-Protection Solid-State Storage (PP-SSS) System: Automatic Lifetime Management of Internet-Data's Right to be Forgotten		T11-3 9:20-9:45 TSMC High Voltage I/O FinFET Device Optimization for 16nm System-on-a-Chip (SoC) Technology		T12-3 9:20-9:45 Univ. of Minnesota An 8-bit Analog-to-Digital Converter Based on the Voltage-Dependent Switching Probability of a Magnetic Tunnel Junction
	C9-4 9:45-10:10 UNIST A 450-fs Jitter PVT-Robust Fractional-Resolution Injection-Locked Clock Multiplier Using a DLL-Based Calibrator with Replica-Delay Cells	C8-4 9:45-10:10 (Invited) Toshiba Caching Mechanisms towards Single-Level Storage Systems for Internet of Things		T11-4 9:45-10:10 IBM Research A Novel ALD SiBCN Low-k Spacer for Parasitic Capacitance Reduction in FinFETs		T12-4 9:45-10:10 TDK-Headway Technologies Demonstration of an MgO Based Anti-Fuse OTP Design Integrated with a Fully Functional STT-MRAM at the Mbit Level
10:30-12:35	C11: Nyquist ADC and DAC	C10 (FS): IoT and Smart Systems		T13: Advanced CMOS Technology: X-On Insulator (X-OI) Devices		T14: Memory Technology: 3D NAND Flash & Other NVM
	C11-1 10:30-10:55 Texas A&M Univ. A 25GS/s 6b TI Binary Search ADC with Soft-Decision Selection in 65nm CMOS	C10-1 10:30-10:55 (Invited) Hitachi Embedded Image Recognition Systems for Advanced Safety Vehicles		T13-1 10:30-10:55 STMicroelectronics 14nm FDSOI Upgraded Device Performance for Ultra-Low Voltage Operation		T14-1 10:30-10:55 Macronix International A Novel Dichotomic Programming Algorithm Applied to 3D NAND Flash
	C11-2 10:55-11:20 Columbia Univ. A 3-10fJ/Conv-Step 0.0032mm ² Error-Shaping Alias-Free Asynchronous ADC	C10-2 10:55-11:20 Panasonic High-Level Video Analytics PC Subsystem Using SoC with Heterogeneous Multi-Core Architecture		T13-2 10:55-11:20 LEAP Novel Single p+Poly-Si/Hf/SiON Gate Stack Technology on Silicon-on-Thin-Buried-Oxide (SOTB) for Ultra-Low Leakage Applications		T14-2 10:55-11:20 Seoul National Univ. Comprehensive Analysis of Retention Characteristics in 3-D NAND Flash Memory Cells with Tube-Type Poly-Si Channel Structure
	C11-3 11:20-11:45 Univ. of California A 6b 46GS/s ADC with >23GHz BW and Sparkle-Code Error Correction	C10-3 11:20-11:45 Univ. of California A Throughput-Agnostic 11.9-13.6GOPS/mW Multi-Signal Classification SoC for Cognitive Radios in 40nm CMOS		T13-3 11:20-11:45 IBM Research Confined Epitaxial Lateral Overgrowth (CELO): A Novel Concept for Scalable Integration of CMOS-Compatible InGaAs-on-Insulator MOSFETs on Large-Area Si Substrates		T14-3 11:20-11:45 National Chiao Tung Univ. Low Power 1T DRAM/NVM Versatile Memory Featuring Steep Sub-60-mV/decade Operation, Fast 20-ns Speed, and Robust 850C-Extrapolated 1016 Endurance
	C11-4 11:45-12:10 Qualcomm Technologies A 14b 750MS/s DAC in 20nm CMOS with < 168dBm/Hz Noise Floor beyond Nyquist and 79dBc SFDR Utilizing a Low Glitch-Noise Hybrid R-2R Architecture	C10-4 11:45-12:10 Harvard Univ. A Multi-Chip System Optimized for Insect-Scale Flapping-Wing Robots		T13-4 11:45-12:10 The Univ. of Tokyo High Hole Mobility Front-Gate InAs/InGaSb-OI Single Structure CMOS on Si		T14-4 11:45-12:10 Carnegie Mellon Univ. High Performance, Integrated 1T1R Oxide-Based Oscillator: Stack Engineering for Low-Power Operation in Neural Network Applications
	C11-5 12:10-12:35 Analog Devices A 16-bit 10Gsp/s Current Steering RF DAC in 65nm CMOS Achieving 65dBc ACLR Multi-Carrier Performance at 4.5GHz Fout	C10-5 12:10-12:35 (Invited) NXP Semiconductors Sensor-Hub Sweet-Spot Analysis for Ultra-Low-Power Always-on Operation		T13-5 12:10-12:35 IBM Research An InGaAs on Si Platform for CMOS with 200 nm InGaAs-OI Substrate, Gate-first, Replacement Gate Planar and FinFETs Down to 120 nm Contact Pitch		T14-5 12:10-12:35 imec Quantitative Endurance Failure Model for Filamentary RRAM
12:45-14:05			12:45-14:05 Luncheon Talk DASSAI: Innovating Sake Brewing with Massive Usage of Data and IT			
14:20-16:00	C12: DRAM	JFS3: Advanced Technology and Circuits for IoT		T15: Non-Si Substrates: III-V HEMT/FET/TFET		T16: Beyond CMOS and New Concepts
	C12-1 14:20-14:45 EPFL A 4x9 Gb/s 1 pJ/b NRZ/Multi-Tone Serial-Data Transceiver with Crosstalk Reduction Architecture for Multi-Drop Memory Interfaces in 40nm CMOS	JFS3-1 14:20-14:45 (Invited) imec Technology Innovation in an IoT Era		T15-1 14:20-14:45 Intel High-Performance Low-Leakage Enhancement-Mode High-K Dielectric GaN MOS-HEMTs for Energy-Efficient, Compact Voltage Regulators and RF Power Amplifiers for Low-Power Mobile SoCs		T16-1 14:20-14:45 The Univ. of Tokyo Device Design Guideline for Steep Slope Ferroelectric FET Using Negative Capacitance in Sub-0.2V Operation: Operation Speed, Material Requirement and Energy Efficiency
	C12-2 14:45-15:10 Samsung Electronics A 6.4Gb/s/pin at Sub-1V Supply Voltage TX-Interleaving Technique for Mobile DRAM Interface	JFS3-2 14:45-15:10 Tohoku Univ. Fabrication of a 3000-6-Input-LUTs Embedded and Block-Level Power-Gated Nonvolatile FPGA Chip Using p-MTJ-Based Logic-in-Memory Structure		T15-2 14:45-15:10 TSMC In0.53Ga0.47As MOSFETs with High Channel Mobility and Gate Stack Quality Fabricated on 300 mm Si Substrate		T16-2 14:45-15:10 Toshiba Silicon-Compatible Low Resistance S/D Technologies for High-Performance Top-Gate Self-Aligned InGaZnO TFTs with UTBB (Ultra-Thin Body and BOX) Structures
	C12-3 15:10-15:35 SK hynix A 4.35Gb/s/pin LPDDR4 I/O Interface with Multi-VOH Level, Equalization Scheme, and Duty-Training Circuit for Mobile Applications	JFS3-3 15:10-15:35 Intel Low-Voltage Metal-Fuse Technology Featuring a 1.6V-Programmable 1T1R Bit Cell with an Integrated 1V Charge Pump in 22nm Tri-gate Process		T15-3 15:10-15:35 The Pennsylvania State Univ. Demonstration of p-type In0.7Ga0.3As/GaAs0.35Sb0.65 and n-type GaAs0.4Sb0.6/In0.65Ga0.35As Complimentary Heterojunction Vertical Tunnel FETs for Ultra-Low Power Logic		T16-3 15:10-15:35 Semiconductor Energy Laboratory 30-nm-Channel-Length C-Axis Aligned Crystalline In-Ga-Zn-O Transistors with Low Off-State Leakage Current and Steep Subthreshold Characteristics
	C12-4 15:35-16:00 ITRI A Computer Designed Half Gb 16-Channel 819Gb/s High-Bandwidth and 10ns Low-Latency DRAM for 3D Stacked Memory Devices Using TSVs	JFS3-4 15:35-16:00 Qualcomm Technologies Holistic Technology Optimization and Key Enablers for 7nm Mobile SoC		T15-4 15:35-16:00 The Pennsylvania State Univ. Indium Arsenide (InAs) Single and Dual Quantum-Well Heterostructure FinFETs		T16-4 15:35-16:00 EPFL Energy Efficient 1-Transistor Active Pixel Sensor (APS) with FD SOI Tunnel FET
16:15-17:55	C14: Application-Specific IOs	JFS4: 3D and Heterogeneous Integration	C13: Sensors & Bio Imaging			
	C14-1 16:15-16:40 Texas Instruments An Efficient and Resilient Ultra-High Speed Galvanic Data Isolator Leveraging Broad-Band Multi Resonant Tank Electro-Magnetic Coupling	JFS4-1 16:15-16:40 imec Active-Lite Interposer for 2.5 & 3D Integration	C13-1 16:15-16:40 Univ. of Illinois A Self-Referenced VCO-Based Temperature Sensor with 0.034oC/mV Supply Sensitivity in 65nm CMOS			
	C14-2 16:40-17:05 KAIST A 100-GbE Reverse Gearbox IC in 40nm CMOS for Supporting Legacy 10- and 40-GbE Standards	JFS4-2 16:40-17:05 Columbia Univ. An 82%-Efficient Multiphase Voltage-Regulator 3D Interposer with On-Chip Magnetic Inductors	C13-2 16:40-17:05 Univ. of Michigan A 10.6mm ³ Fully-Integrated, Wireless Sensor Node with 8GHz UWB Transmitter			
	C14-3 17:05-17:30 Broadcom A 2.7mW/Channel 48-to-1000MHz Direct Sampling Full-Band Cable Receiver	JFS4-3 17:05-17:30 Technische Universität Dresden 15 dB Conversion Gain, 20 MHz Carrier Frequency AM Receiver in Flexible a-IGZO TFT Technology with Textile Antennas	C13-3 17:05-17:30 KAIST A 4.84mW 30fps Dual Frequency Division Multiplexing Electrical Impedance Tomography SoC for Lung Ventilation Monitoring System			
	C14-4 17:30-17:55 The Hong Kong Univ. of Sci. & Tech. A Fully Integrated IEEE 802.15.7 Visible Light Communication Transmitter with On-Chip 8-W 85% Efficiency Boost LED Driver	JFS4-4 17:30-17:55 Princeton Univ. Reconstruction of Multiple-User Voice Commands Using a Hybrid System Based on Thin-Film Electronics and CMOS	C13-4 17:30-17:55 Princeton Univ. A Fully Integrated CMOS Fluorescence Biosensor with On-Chip Nanophotonic Filter			
20:00-22:00	20:00-22:00 Circuits Evening Panel Discussion 2 Wearable Electronics: Still an Oasis or Just a Mirage for the Semiconductor Industry?	Circuits Evening Panel Discussion 1 Is University Circuit Design Research and Education Keeping Up with Industry Needs?				

2015 Symposia on VLSI Technology and Circuits June 19th (Friday)

Time	Suzaku III	Suzaku II	Suzaku I	Shunju III	Shunju II	Shunju I
8:00-15:00	Registration (Circuits only)					
8:30-10:10	C17: Low-Power and Secure Design	C16: Oscillators	C15: Ultra-High Speed Receivers			
	C17-1 8:30-8:55 Univ. of California A Low-PDP and Low-Area Repeater Using Passive CTLE for On-Chip Interconnects	C16-1 8:30-8:55 The Hong Kong Univ. of Sci. &Tech. A Dithering-Less 54.79-to-63.16GHz DCO with 4-Hz Frequency Resolution Using an Exponentially-Scaling C-2C Switched-Capacitor Ladder	C15-1 8:30-8:55 Texas A&M Univ. A 32 Gb/s 0.55 mW/Gbps PAM4 1-FIR 2-IIR Tap DFE Receiver in 65-nm CMOS			
	C17-2 8:55-9:20 Univ. of Michigan 1.32GHz High-Throughput Charge-Recovery AES Core with Resistance to DPA Attacks	C16-2 8:55-9:20 National Taiwan Univ. A -194 dBc/Hz FOM Interactive Current-Reused QVCO (ICR-QVCO) with Capacitor-Coupling Self-Switching Sinusoidal Current Biasing (CSSCB) Phase Noise Reduction Technique	C15-2 8:55-9:20 Univ. of California A 40-Gb/s 9.2-mW CMOS Equalizer			
	C17-3 9:20-9:45 Univ. of Michigan A Robust -40 to 120°C All-Digital True Random Number Generator in 40nm CMOS	C16-3 9:20-9:45 Univ. of Michigan A 99nW 70.4kHz Resistive Frequency Locking On-Chip Oscillator with 27.4ppm/°C Temperature Stability	C15-3 9:20-9:45 IBM Research A 5.9mW/Gb/s 7Gb/s/pin 8-Lane Single-Ended RX with Crosstalk Cancellation Scheme Using a XCTLE and 56-Tap XDFE in 32nm SOI CMOS			
	C17-4 9:45-10:10 Columbia Univ. A 3.07µm ² /Bitcell Physically Unclonable Function with 3.5% and 1% Bit-Instability across 0 to 80°C and 0.6 to 1.2V in a 65nm CMOS	C16-4 9:45-10:10 Massachusetts Institute of Tech. 4.2 pW Timer for Heavily Duty-Cycled Systems	C15-4 9:45-10:10 Univ. of California A 60Gb/s 173mW Receiver Frontend in 65nm CMOS Technology			
10:30-12:35	C20: Power Management Circuits	C19: SRAM and CAM	C18: Wideband Over-Sampled ADCs			
	C20-1 10:30-10:55 Univ. of California A 0.78mW/cm ² Autonomous Thermoelectric Energy-Harvester for Biomedical Sensors	C19-1 10:30-10:55 Intel A 0.094µm ² High Density and Aging Resilient 8T SRAM with 14nm FinFET Technology Featuring 560mV VMIN with Read and Write Assist	C18-1 10:30-10:55 Texas A&M Univ. A 75 MHz BW 68dB DR CT-ΣΔ Modulator with Single Amplifier Biquad Filter and a Broadband Low-Power Common-Gate Summing Technique			
	C20-2 10:55-11:20 Massachusetts Institute of Tech. Solar Energy Harvesting System with Integrated Battery Management and Startup Using Single Inductor and 3.2nW Quiescent Power	C19-2 10:55-11:20 IBM Research 14nm FinFET Based Supply Voltage Boosting Techniques for Extreme Low Vmin Operation	C18-2 10:55-11:20 Oregon State Univ. A 54mW 1.2GS/s 71.5dB SNDR 50MHz BW VCO-Based CT ΔΣ ADC Using Dual Phase/Frequency Feedback in 65nm CMOS			
	C20-3 11:20-11:45 Seoul National Univ. A 2.5-V, 160-µJ-Output Piezoelectric Energy Harvester and Power Management IC for Batteryless Wireless Switch (BWS) Applications	C19-3 11:20-11:45 Univ. of Michigan A Reconfigurable Sense Amplifier with 3X Offset Reduction in 28nm FDSOI CMOS	C18-3 11:20-11:45 Univ. of Florida A 7.2 mW 75.3 dB SNDR 10 MHz BW CT Delta-Sigma Modulator Using Gm-C-Based Noise-Shaped Quantizer and Digital Integrator			
	C20-4 11:45-12:10 Univ. of California A 144MHz Integrated Resonant Regulating Rectifier with Hybrid Pulse Modulation	C19-4 11:45-12:10 Univ. of Michigan A Configurable TCAM / BCAM / SRAM Using 28nm Push-Rule 6T Bit Cell	C18-4 11:45-12:10 MediaTek A 16nm FinFet 19/39MHz 78/72dB DR Noise-Injected Aggregated CTSDM ADC for Configurable LTE Advanced CCA/NCCA Application			
C20-5 12:10-12:35 The Hong Kong Univ. of Sci. &Tech. A 5.5W AC Input Converter-Free LED Driver with 82% Low-Frequency-Flicker Reduction, 88.2% Efficiency and 0.92 Power Factor	C19-5 12:10-12:35 Renesas Electronics 1.8 Mbit/mm ² Ternary-CAM Macro with 484 ps Search Access Time in 16 nm Fin-FET Bulk CMOS Technology	C18-5 12:10-12:35 Broadcom A 10/20/30/40 MHz Feed-Forward FIR DAC Continuous-Time ΔΣ ADC with Robust Blocker Performance for Radio Receivers				
13:55-16:00	C23: Advanced Technologies for Processors	C22: High Speed and High Frequency TX/RX	C21: Delta-Sigma Modulators and Analog Techniques			
	C23-1 13:55-14:20 Intel Broadwell : A Family of IA 14nm Processors	C22-1 13:55-14:20 Univ. of Texas at Dallas 410-GHz CMOS Imager Using a 4th Sub-Harmonic Mixer with Effective NEP of 0.3 fW/Hz0.5 at 1-kHz Noise Bandwidth	C21-1 13:55-14:20 Universidade Nova de Lisboa A 0.7 V 256 µW ΔΣ Modulator with Passive RC Integrators Achieving 76 dB DR in 2 MHz BW			
	C23-2 14:20-14:45 Univ. of California A RISC-V Vector Processor with Tightly-Integrated Switched-Capacitor DC-DC Converters in 28nm FDSOI	C22-2 14:20-14:45 Univ. of California A CMOS 4-Channel MIMO Baseband Receiver with 65dB Harmonic Rejection over 48MHz and 50dB Spatial Signal Separation over 3MHz at 1.3mW	C21-2 14:20-14:45 Broadcom A 13-ENOB, 5 MHz BW, 3.16 mW Multi-Bit Continuous-Time ΔΣ ADC in 28 nm CMOS with Excess-Loop-Delay Compensation Embedded in SAR Quantizer			
	C23-3 14:45-15:10 Harvard Univ. A 16-Core Voltage-Stacked System with an Integrated Switched-Capacitor DC-DC Converter	C22-3 14:45-15:10 Panasonic A 60GHz Wireless Transceiver Employing Hybrid Analog/Digital Beamforming with Interference Suppression for Multiuser Gigabit/s Radio Access	C21-3 14:45-15:10 Kapik Integration Toronto A Low-Power Gm-C-Based CT-ΔΣ Audio-Band ADC in 1.1V 65nm CMOS			
	C23-4 15:10-15:35 Aalto Univ. Fully Integrated DC-DC Converter and a 0.4V 32-bit CPU with Timing-Error Prevention Supplied from a Prototype 1.55V Li-Ion Battery	C22-4 15:10-15:35 Delft Univ. of Technology A TDD/FDD SAW-Less Superheterodyne Receiver with Blocker-Resilient Band-Pass Filter and Multi-Stage HR in 28nm CMOS	C21-4 15:10-15:35 Samsung Electronics 7.4µW Ultra-High Slew-Rate Pseudo Single-Stage Amplifier Driving 0.1-to-15nF Capacitive Load with >69° Phase Margin			
C23-5 15:35-16:00 IBM Systems Resonant Clock Mega-Mesh for the IBM z13TM	C22-5 15:35-16:00 The Univ. of Texas at Dallas 0.65-0.73THz Quintupler with an On-Chip Antenna in 65-nm CMOS	C21-5 15:35-16:00 Delft Univ. of Technology A Fully Integrated ±5A Current-Sensing System with ±0.25% Gain Error and 12µA Offset from -40° C to +85°C				
16:15-17:55	C26: Low-Power Wireline Transceivers	C25: DC-DC Converters	C24: Displays and Sensors			
	C26-1 16:15-16:40 Intel A 0.5-to-0.75V, 3-to-8 Gbps/lane, 385-to-790 fJ/b, Bi-Directional, Quad-Lane Forwarded-Clock Transceiver in 22nm CMOS	C25-1 16:15-16:40 Univ. of Michigan A Fully-Integrated 40-Phase Flying-Capacitance-Dithered Switched-Capacitor Voltage Regulator with 6mV Output Ripple	C24-1 16:15-16:40 KAIST Hybrid Driver IC for Real-Time TFT Non-Uniformity Compensation of Ultra High-Definition AMOLED Display			
	C26-2 16:40-17:05 Broadcom A 3.8 mW/Gbps Quad-Channel 8.5-13 Gbps Serial Link with a 5-Tap DFE and a 4-Tap Transmit FFE in 28 nm CMOS	C25-2 16:40-17:05 NXP Semiconductors A 1W 8-ratio Switched-Capacitor Boost Power Converter in 140nm CMOS with 94.5% Efficiency, 0.5mm Thickness and 8.1mm ² PCB Area	C24-2 16:40-17:05 The Hong Kong Univ. of Sci. &Tech. An AMOLED Microdisplay Driver SoC with Built-In 1.25-Mb/s VLC Transmitter			
	C26-3 17:05-17:30 Univ. of British Columbia A 1.2-5Gb/s 1.4-2pJ/b Serial Link in 22nm CMOS with a Direct Data-Sequencing Blind Oversampling CDR	C25-3 17:05-17:30 Univ. of California A Battery-Connected 24-Ratio Switched Capacitor PMIC Achieving 95.5%-Efficiency	C24-3 17:05-17:30 Univ. of Michigan Wide Input Range 1.7µW 1.2ks/s Resistive Sensor Interface Circuit with 1 Cycle/Sample Logarithmic Sub-Ranging			
	C26-4 17:30-17:55 Univ. of Illinois A 2.8mW/Gb/s 14Gb/s Serial Link Transceiver in 65nm CMOS	C25-4 17:30-17:55 KAIST 86.55% Peak Efficiency Envelope Modulator for 1.5W 10MHz LTE PA without AC Coupling Capacitor	C24-4 17:30-17:55 Univ. of California A Near-Field Modulation Chopping Stabilized Injection-Locked Oscillator Sensor for Protein Conformation Detection at Microwave Frequency			