

## 2014 VLSI SYMPOSIA HIGHLIGHTS

The 2014 VLSI Symposia technical program consists of overlapping sessions from June 9 – 12 (Technology) and June 10 – 13 (Circuits), with more than 200 presentations, short courses and panel discussions by the leading researchers and scientists. Program is designed to highlight recent advances in microelectronics technology and circuits, and promote networking amongst participants.

## SYMPOSIUM ON VLSI TECHNOLOGY

## PLENARY PRESENTATIONS

Tuesday morning, June 10,

Device & Technology Implications of the Internet of Things - Robert Aitken, ARM

Customer Value Creation in the Information Explosion Era - Keiichiro Shimada, Sony Corporation

## RUMP SESSION (panel discussion) Tuesday evening, June 10

450mm, EUV, III-V, 3D - All in 7nm? Are You Serious?! – Moderator: Andrzej Strojwas, PDF Solutions Expert panelists from Applied Materials, ASML, IBM, imec, Lam Research, Soitec

## TECHNOLOGY FOCUS SESSIONS

Embedded NV Memory Technologies Session T5 (Tuesday, June 10, 3:25pm)

Interconnect: Local & Global

Session T16 (Wednesday, June 11, 8:05am)

## PROFESSIONAL DEVELOPMENT **OPPORTUNITIES (TECHNOLOGY)**

## **SHORT COURSE**

High Performance Mobile SoCs Enabled by 10nm SoC Technology Monday, June 9

Key Semiconductor Products, Applications & Device Drivers

System On Chip - Applications & Key Aspects

FEOL Scaling & Integration, 3rd Gen FinFET Devices & Architectures

BEOL Interconnect Scaling, Processes & Integration

Technology/Design Co-Optimization (FET/circuits, Standard Cell, eMemory, DDR)

Embedded SoC Memory: eSRAM, eNVM & eDRAM Variability & DFM

2.5D or 3D Packaging for Mobile SIP

## JOINT PROGRAM HIGHLIGHTS

## JOINT FOCUS SESSIONS

- 3D Circuits & Applications Session C4 (Wednesday, June 11, 1:30pm)
- Session T14 (Wednesday, June 11, 3:25pm) Design Technology Co-Optimization II Session T17 (Thursday, June 12, 10:25am)
- Non-volatile & Emerging Memory Session C12 (Thursday, June 12, 1:30pm)

Technology Engineers, Circuit Designers or Company Executives? Which Scaling Ends First – Memory or Logic?

- Moderators: Elad Alon, UC Berkeley / Yee Chia Yeo, NUS Expert panelists from Intel, NVIDIA, Qualcomm, Renesas, Sandisk, SK Hynix, TSMC, UC Berkeley

## LUNCHEON & EXECUTIVE PANEL DISCUSSION

Moderator: Dan Hutcheson, CEO of VLSI Research, Inc., with senior industry executives from Applied Materials, IBM, Micron, Panasonic, TI, TSMC

## JOINT RECEPTION

JOINT BANQUET

# SYMPOSIUM ON VLSI CIRCUITS

## PLENARY PRESENTATIONS

Wednesday morning, June 11

Data Center 2020: Near-memory Acceleration for Data-Oriented Applications – Ed Doller, Micron Technology

Technology Development for Printed LSIs Based on Organic Semiconductors - Jun Takeya, University of Tokyo

### RUMP SESSIONS (panel discussion) Thursday evening, June 12

What Should Circuit Designers do in an Era of System Level Design? - Moderator: Jan Rabaey, UC Berkeley Expert panelists from AMD, MediaTek, Qualcomm, Samsung, UC Berkeley, Waseda University, Xilinix

Lessons & Challenges for Future Mixed-Signal, RF & Memory Circuits - Moderators: Tom Lee, Stanford / Nicky Lu, Etron Expert panelists from Analog Devices, Micron, Oregon State University, Samsung, Tokyo Institute of Technology, UCLA, University of Twente

## PROFESSIONAL DEVELOPMENT **OPPORTUNITIES (CIRCUITS)**

## **SHORT COURSES**

Advanced Data Converter & Mixed-Signal Circuit Design Tuesday, June 10

A/D Converter Trends: Power Efficiency & Digitally **Assisted Architectures** 

System Design for Direct Sampling RF Front Ends Advances in SAR ADCs with the Scaling of CMOS

Ultra-wideband Time-interleaved SAR ADCs for Wireline/Optical Communications

Digitally Assisted Wireless Transceivers & Synthesizers Digital Error Correction of Time-interleaved A/D Converters

> Advanced Energy-Efficient Digital Design Tuesday, June 10

Overview & Advances in Energy Efficient Digital Design Low Power CPUs for SoC Integration

**Energy-Efficient System Architectures** 

Fine-Grained Power Management Using Integrated DC-DC Converters Challenges & Techniques for Ultra-Low Voltage Logic with Nearly-Minimum Energy

Advanced Energy Efficient SRAM Design

## SATELLITE WORKSHOPS

IEEE Silicon Nanoelectronics Workshop - June 8&9

Spintronics Workshop

For complete conference and registration information, visit: http://www.vlsisymposium.org/















